Received: by 2002:a25:ad19:0:0:0:0:0 with SMTP id y25csp4706969ybi; Tue, 30 Jul 2019 06:48:34 -0700 (PDT) X-Google-Smtp-Source: APXvYqy61u3/R4zkZwyS8uBpLCSiSWK/oUdhHYw0LXa/2pBcMeNZSGPuP9AOiwH6c3medDFo8csl X-Received: by 2002:a17:902:b612:: with SMTP id b18mr88706830pls.8.1564494513929; Tue, 30 Jul 2019 06:48:33 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1564494513; cv=none; d=google.com; s=arc-20160816; b=Z3h8RWjCMu/6XrITRSGn/Vx13jmF7xDYEDqfFM40jq9cjsrPRE+LbtoL8qbIgPuGad copVkWApt0mF1+3WhyEpTZeqjTbBgZe46c+HdyaM3DYA5M1IFw+HO8m4cLar8YyyJTI3 dvlKspC5FdLl3J9548aRIkcvdR3Gwnr+PkffcJduonrVPyG+SceHIn8s4voN9gbCCaQ5 WpSIqnX74+1vq2HnDyqVQZZ7sRXSTfuKRzmjRPwvyqLzNm115UTuTHg7kBKM/iagrFs1 qBy2tcQ3mXGMCZQv1o0dj5qmKa+1oclowzE6ounIgzHw4XXl+Ia68M+pjMbMemtvVIk9 KYKQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature:dkim-signature; bh=yLQnwe/3jMVbQsjYdQ49tWPI3mLW2x2xLpZ69CsBrv0=; b=rBJXwvqulVU2fh8ctjXG96CHgQwxFXqndqiDiPSHsPbEGKy+VaXNBcswjw/Vq8ftHD ml7FDotmITnTQQXfhRhTffsRBmkkm50vLfASXYvshPSUr+x0ayqnQD58tXBHvXWWuNpU K9OcPVDrnNRPaWCoE/Iio+bI+hP31fLBqB8tHiCZtlxgIHg+n84nDDkPLIqjIGUrrz9C tEOkx/o6cleTqCr4tGlQ8gqdGTVtXyUY37ZuMYuFrg2zLuSeq3ZUWd43h6YQz1eNZBhG i0Y7mgzaCYxUIb1eAda+thntArdG3f5T3Vgi72sAiLrSwY6qrPzmyzGFD4vS3MhbvOBA Zlrw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@aj.id.au header.s=fm3 header.b=iExGC8si; dkim=pass header.i=@messagingengine.com header.s=fm3 header.b=E5nnmjeh; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id p13si26999320plo.33.2019.07.30.06.48.17; Tue, 30 Jul 2019 06:48:33 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@aj.id.au header.s=fm3 header.b=iExGC8si; dkim=pass header.i=@messagingengine.com header.s=fm3 header.b=E5nnmjeh; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728757AbfG3GXP (ORCPT + 99 others); Tue, 30 Jul 2019 02:23:15 -0400 Received: from new4-smtp.messagingengine.com ([66.111.4.230]:53077 "EHLO new4-smtp.messagingengine.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725793AbfG3GXO (ORCPT ); Tue, 30 Jul 2019 02:23:14 -0400 Received: from compute4.internal (compute4.nyi.internal [10.202.2.44]) by mailnew.nyi.internal (Postfix) with ESMTP id 550FD15AD; Tue, 30 Jul 2019 02:23:13 -0400 (EDT) Received: from mailfrontend1 ([10.202.2.162]) by compute4.internal (MEProxy); Tue, 30 Jul 2019 02:23:13 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=aj.id.au; h=from :to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; s=fm3; bh=yLQnwe/3jMVbQ sjYdQ49tWPI3mLW2x2xLpZ69CsBrv0=; b=iExGC8siddrgdEtojqLCh7+wsEByz yEFQtPQ6TJ8MV9E6NxN2txn0oSJTGF1htY06CYXNCwNbfs6qmT3FOBs2RSagyRFE ND/AV1lR5Eqp7PdIwosmva/5/jcY15MeYYu9A1pg49LIgC7wREjHd2l/bA9/8mFy mGELweNHcRjXvFGQc0WHnPhMFDb0lMqWUSpF3ZoEw1MhX+thYopjpv7W6L1yGsyk wBCjx+EHXhV5ZKS31EMsaCIup/bbbjIlqEKz9Rh/+h0fMQEY4uU8U8NDSNSjgpMb WGnawq7I25hHR36yjLMWOw4qaD1zhlr2+X1x/ZZ8Xo9qxywiDbINWmNlw== DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d= messagingengine.com; h=cc:content-transfer-encoding:date:from :in-reply-to:message-id:mime-version:references:subject:to :x-me-proxy:x-me-proxy:x-me-sender:x-me-sender:x-sasl-enc; s= fm3; bh=yLQnwe/3jMVbQsjYdQ49tWPI3mLW2x2xLpZ69CsBrv0=; b=E5nnmjeh n4NyUKFmYb8M6fvMOE+O7RMx73ut/aNKIUT5r1iNHnRS//uEf8uyjiv6Hg9V1KfE pBJ8/X7GswJh5xKZYRJlNvrmiCYGxoaiZpoIGmcTkTYp9IlFxaUyYX+qCJ7ewTL7 yiBVh0SfWzGuE8iDu3J3/nYhGFqBBHauhOAk9IQuTEWoB7VcHqmbffEKIRYqz9+j k4+EDuCeQoz5tQTYLXRNjxBEwOIL39jjbTMmxaGNmmhPcPEXbzapw008ewfhOija vZ/+zHucVCsyGThAFn2HRBoVPp7E6Or24w9dUWFUlzWzTdvn0x2BFfQgQtTpLhOa 6OC8mXdETAVmjQ== X-ME-Sender: X-ME-Proxy-Cause: gggruggvucftvghtrhhoucdtuddrgeduvddrledvgddutdejucetufdoteggodetrfdotf fvucfrrhhofhhilhgvmecuhfgrshhtofgrihhlpdfqfgfvpdfurfetoffkrfgpnffqhgen uceurghilhhouhhtmecufedttdenucenucfjughrpefhvffufffkofgjfhgggfestdekre dtredttdenucfhrhhomheptehnughrvgifucflvghffhgvrhihuceorghnughrvgifsegr jhdrihgurdgruheqnecuffhomhgrihhnpeguvghvihgtvghtrhgvvgdrohhrghenucfkph epvddtvddrkedurddukedrfedtnecurfgrrhgrmhepmhgrihhlfhhrohhmpegrnhgurhgv fiesrghjrdhiugdrrghunecuvehluhhsthgvrhfuihiivgeptd X-ME-Proxy: Received: from mistburn.bha-au.ibmmobiledemo.com (bh02i525f01.au.ibm.com [202.81.18.30]) by mail.messagingengine.com (Postfix) with ESMTPA id 351DD8006F; Tue, 30 Jul 2019 02:23:08 -0400 (EDT) From: Andrew Jeffery To: linux-mmc@vger.kernel.org Cc: Andrew Jeffery , ulf.hansson@linaro.org, robh+dt@kernel.org, mark.rutland@arm.com, joel@jms.id.au, adrian.hunter@intel.com, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-aspeed@lists.ozlabs.org, linux-kernel@vger.kernel.org, ryanchen.aspeed@gmail.com Subject: [PATCH v3 1/2] dt-bindings: mmc: Document Aspeed SD controller Date: Tue, 30 Jul 2019 15:53:15 +0930 Message-Id: <20190730062316.32037-2-andrew@aj.id.au> X-Mailer: git-send-email 2.20.1 In-Reply-To: <20190730062316.32037-1-andrew@aj.id.au> References: <20190730062316.32037-1-andrew@aj.id.au> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org The ASPEED SD/SDIO/eMMC controller exposes two slots implementing the SDIO Host Specification v2.00, with 1 or 4 bit data buses, or an 8 bit data bus if only a single slot is enabled. Signed-off-by: Andrew Jeffery --- v3: * Fix compatible enums * Add AST2600 compatibles * Describe #address-cells / #size-cells --- .../devicetree/bindings/mmc/aspeed,sdhci.yaml | 100 ++++++++++++++++++ 1 file changed, 100 insertions(+) create mode 100644 Documentation/devicetree/bindings/mmc/aspeed,sdhci.yaml diff --git a/Documentation/devicetree/bindings/mmc/aspeed,sdhci.yaml b/Documentation/devicetree/bindings/mmc/aspeed,sdhci.yaml new file mode 100644 index 000000000000..dd2a00c59641 --- /dev/null +++ b/Documentation/devicetree/bindings/mmc/aspeed,sdhci.yaml @@ -0,0 +1,100 @@ +# SPDX-License-Identifier: GPL-2.0-or-later +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/mmc/aspeed,sdhci.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: ASPEED SD/SDIO/eMMC Controller + +maintainers: + - Andrew Jeffery + - Ryan Chen + +description: |+ + The ASPEED SD/SDIO/eMMC controller exposes two slots implementing the SDIO + Host Specification v2.00, with 1 or 4 bit data buses, or an 8 bit data bus if + only a single slot is enabled. + + The two slots are supported by a common configuration area. As the SDHCIs for + the slots are dependent on the common configuration area, they are described + as child nodes. + +properties: + compatible: + enum: + - aspeed,ast2400-sd-controller + - aspeed,ast2500-sd-controller + - aspeed,ast2600-sd-controller + reg: + maxItems: 1 + description: Common configuration registers + "#address-cells": + const: 1 + "#size-cells": + const: 1 + ranges: true + clocks: + maxItems: 1 + description: The SD/SDIO controller clock gate + +patternProperties: + "^sdhci@[0-9a-f]+$": + type: object + properties: + compatible: + enum: + - aspeed,ast2400-sdhci + - aspeed,ast2500-sdhci + - aspeed,ast2600-sdhci + reg: + maxItems: 1 + description: The SDHCI registers + clocks: + maxItems: 1 + description: The SD bus clock + interrupts: + maxItems: 1 + description: The SD interrupt shared between both slots + required: + - compatible + - reg + - clocks + - interrupts + +additionalProperties: false + +required: + - compatible + - reg + - "#address-cells" + - "#size-cells" + - ranges + - clocks + +examples: + - | + #include + sdc@1e740000 { + compatible = "aspeed,ast2500-sd-controller"; + reg = <0x1e740000 0x100>; + #address-cells = <1>; + #size-cells = <1>; + ranges = <0 0x1e740000 0x10000>; + clocks = <&syscon ASPEED_CLK_GATE_SDCLK>; + + sdhci0: sdhci@100 { + compatible = "aspeed,ast2500-sdhci"; + reg = <0x100 0x100>; + interrupts = <26>; + sdhci,auto-cmd12; + clocks = <&syscon ASPEED_CLK_SDIO>; + }; + + sdhci1: sdhci@200 { + compatible = "aspeed,ast2500-sdhci"; + reg = <0x200 0x100>; + interrupts = <26>; + sdhci,auto-cmd12; + clocks = <&syscon ASPEED_CLK_SDIO>; + }; + }; -- 2.20.1