Received: by 2002:a25:ad19:0:0:0:0:0 with SMTP id y25csp4910217ybi; Tue, 30 Jul 2019 10:15:23 -0700 (PDT) X-Google-Smtp-Source: APXvYqylZFi0+pXldtBIKd6ejIjXpwKie08JO38t/1KJdFxR6uf1BDcaTX3qWTRiJSSwmEUR4ajd X-Received: by 2002:aa7:8dcc:: with SMTP id j12mr43223178pfr.137.1564506922985; Tue, 30 Jul 2019 10:15:22 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1564506922; cv=none; d=google.com; s=arc-20160816; b=kbByIvQlPdMsBKjcdefJakWXAmcw9KNZGFUEOFiaoRDXMQiDbe2+ijPYZ99L7oAo6l rzxpnyAw6MAoQgdUVO7XXbMvxV68aRyU6Nlb0DY4o1ZtMjGdS4HpX0vXSYHBbhOemX9K 6vnrcqW8FzERfVxtWyaGV7DD6hgp2hUiyLCAHe60rapbxOaYW38xcqjsCl+zhLXVyZ9f SUfTdiNXF7oQaXbl0Hzc4kDqhfWj5qwolJ1zfSH57+zLpxxYRwDDgjGsN2CdpHfDCi4X p7l6XH81DQ6ms5jSi0JZZ9ONDzyeJUZLhMOzXZcTBuPcViUFqIps0kO/QO2+FVaLB7iU 5s4g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:user-agent:in-reply-to :content-disposition:mime-version:references:message-id:subject:cc :to:from:date:dkim-signature; bh=rXRe9kHDGGLyA6ncp3ZI9KHQuqcnVK8NrDCC7iqaddA=; b=XzQPygfBULDwvgMJXEeQs/fPJ3ugPi2f1c/XmW1JefVm9NXqUio1h7ME02cdSjx/pG QgEeeX+/2Vt7xFOUaUkn/9nUtQtfxt38FtcrrOSzvF/EHxa3V3Pzj3FeVBiHOmmmd+14 AcIVxbNV849AkW2ldSd14iS2PPiZWzyngG3QMqHtzVRdsoUoH2knLApNqp78OItoxsvJ /dIMBhLoanEo5eRt2/tW31K3BidA+OGf5hl/Air83ciu6SfN5wCEbY/rMb+kWjdopZWb juVm/uAPJ217ITbmZY4zEDxJYsrgDziWpUQRxKs7xB0bdJwkDEEatOe3YvjUHc+RjVKF 4SRQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@lunn.ch header.s=20171124 header.b=w6sW6Bpy; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id c127si32777207pfc.191.2019.07.30.10.15.07; Tue, 30 Jul 2019 10:15:22 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=fail header.i=@lunn.ch header.s=20171124 header.b=w6sW6Bpy; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1730951AbfG3NXH (ORCPT + 99 others); Tue, 30 Jul 2019 09:23:07 -0400 Received: from vps0.lunn.ch ([185.16.172.187]:47634 "EHLO vps0.lunn.ch" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726096AbfG3NXG (ORCPT ); Tue, 30 Jul 2019 09:23:06 -0400 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lunn.ch; s=20171124; h=In-Reply-To:Content-Type:MIME-Version:References:Message-ID: Subject:Cc:To:From:Date:Sender:Reply-To:Content-Transfer-Encoding:Content-ID: Content-Description:Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc :Resent-Message-ID:List-Id:List-Help:List-Unsubscribe:List-Subscribe: List-Post:List-Owner:List-Archive; bh=rXRe9kHDGGLyA6ncp3ZI9KHQuqcnVK8NrDCC7iqaddA=; b=w6sW6BpyS5l6hMWAd9l8xOA83D H4NPG9IckFh697Pl9FN1XsESmkSY3d9IgHRS679ncIkR21uK/Zevu4ZNgYWSfH7NCP01kaGc7FYfZ KMTdhxY2Ec0urBfRCqMNodkUBet+58Cl5eZbFngzGr0R3XWr3Sw/zsGUbvaJ3Tq9aeV4=; Received: from andrew by vps0.lunn.ch with local (Exim 4.89) (envelope-from ) id 1hsS5h-0007de-Fc; Tue, 30 Jul 2019 15:22:57 +0200 Date: Tue, 30 Jul 2019 15:22:57 +0200 From: Andrew Lunn To: Claudiu Manoil Cc: "David S . Miller" , Rob Herring , Li Yang , alexandru.marginean@nxp.com, netdev@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Subject: Re: [PATCH net-next v4 2/4] enetc: Add mdio bus driver for the PCIe MDIO endpoint Message-ID: <20190730132257.GB28552@lunn.ch> References: <1564479919-18835-1-git-send-email-claudiu.manoil@nxp.com> <1564479919-18835-3-git-send-email-claudiu.manoil@nxp.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <1564479919-18835-3-git-send-email-claudiu.manoil@nxp.com> User-Agent: Mutt/1.5.23 (2014-03-12) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Tue, Jul 30, 2019 at 12:45:17PM +0300, Claudiu Manoil wrote: > ENETC ports can manage the MDIO bus via local register > interface. However there's also a centralized way > to manage the MDIO bus, via the MDIO PCIe endpoint > device integrated by the same root complex that also > integrates the ENETC ports (eth controllers). > > Depending on board design and use case, centralized > access to MDIO may be better than using local ENETC > port registers. For instance, on the LS1028A QDS board > where MDIO muxing is required. Also, the LS1028A on-chip > switch doesn't have a local MDIO register interface. > > The current patch registers the above PCIe endpoint as a > separate MDIO bus and provides a driver for it by re-using > the code used for local MDIO access. It also allows the > ENETC port PHYs to be managed by this driver if the local > "mdio" node is missing from the ENETC port node. > > Signed-off-by: Claudiu Manoil Reviewed-by: Andrew Lunn Andrew