Received: by 2002:a25:ad19:0:0:0:0:0 with SMTP id y25csp5265910ybi; Tue, 30 Jul 2019 17:24:52 -0700 (PDT) X-Google-Smtp-Source: APXvYqxWfoq8Q3rMXgOjgJ5s5vhdNh/NppkPCvfwdB/3+xojIPYsl1MBI0D5XwOg6nt0aPqvf7dJ X-Received: by 2002:aa7:85d8:: with SMTP id z24mr35900598pfn.218.1564532692477; Tue, 30 Jul 2019 17:24:52 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1564532692; cv=none; d=google.com; s=arc-20160816; b=wlxXSVULkJv3K9sEzTp4ovkGyENt+VAT8JZ667lOH9ljXGNKJzvDHNsLFUjb22M8ns gqm25KxMopyxVZoWWeL38laFxECMnHZyAsNSOWZSsZhpuzL0omaw9rdobPWo1A3kImQq bLFmCKENd4w6go5SpapURhLlABWTl+yK7e+pGum17hSbeWGxSfjXLk3I8ncR4/VxReel oWlPkYIJqUs8GWzg/J0B65Ncsj7nfR5uwCMtYNt3EEm8Wn/jOW+WpCZISHeP09QlqjYM RM2u2p6Zl0IecCFga7GO3s4YuBhqhDVicxUDi6cbCewWGAKngIujTyPea7wfjVQn+l1J enZg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:dkim-signature:mime-version:references :in-reply-to:message-id:date:subject:cc:to:from; bh=2GvhhOatfsM2bYQzuVGHbcx4hR8oEy2cTWpoIl1r38Y=; b=pa61K0iySSz23P4rfhTtz3RRU0l7tq0meK7E9jnii+f7EmNhOjWNChCnATg7zk+Y33 n9RyiSdvWG17qQlkw/OFdyD1GqitzubTHKaGcsD2JGeEnL+27TvX9NpYXNF77UyoCnbw ODsaZdsf4K3u9HTHL30fmhcGw5PcP0oSnS+7qcDtW/AcMyFaNKd7JcETRh7e7Rcj/bVt ABtHGhrIULdtLGXLbFeSgJUcSZQqncc8xIxMi7lk7p2q36vMilyTHsbS2RBjiOK1BkJZ yrf8NHA0jqXS6c/+MRVbUIc9wL4LIOLdCqWl/0LeCgmFQB+/m3ItObJY+k+bs+P2NUOV 9fWQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=RikE5qfq; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id m2si29345253pll.374.2019.07.30.17.24.37; Tue, 30 Jul 2019 17:24:52 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=RikE5qfq; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728918AbfGaAUn (ORCPT + 99 others); Tue, 30 Jul 2019 20:20:43 -0400 Received: from hqemgate16.nvidia.com ([216.228.121.65]:1900 "EHLO hqemgate16.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1728666AbfGaAUe (ORCPT ); Tue, 30 Jul 2019 20:20:34 -0400 Received: from hqpgpgate101.nvidia.com (Not Verified[216.228.121.13]) by hqemgate16.nvidia.com (using TLS: TLSv1.2, DES-CBC3-SHA) id ; Tue, 30 Jul 2019 17:20:32 -0700 Received: from hqmail.nvidia.com ([172.20.161.6]) by hqpgpgate101.nvidia.com (PGP Universal service); Tue, 30 Jul 2019 17:20:31 -0700 X-PGP-Universal: processed; by hqpgpgate101.nvidia.com on Tue, 30 Jul 2019 17:20:31 -0700 Received: from HQMAIL107.nvidia.com (172.20.187.13) by HQMAIL107.nvidia.com (172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Wed, 31 Jul 2019 00:20:31 +0000 Received: from hqnvemgw01.nvidia.com (172.20.150.20) by HQMAIL107.nvidia.com (172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1473.3 via Frontend Transport; Wed, 31 Jul 2019 00:20:31 +0000 Received: from skomatineni-linux.nvidia.com (Not Verified[10.110.103.107]) by hqnvemgw01.nvidia.com with Trustwave SEG (v7,5,8,10121) id ; Tue, 30 Jul 2019 17:20:31 -0700 From: Sowjanya Komatineni To: , , , , , , , CC: , , , , , , , , , , , , , , , Subject: [PATCH v7 14/20] soc/tegra: pmc: Allow to support more tegras wake Date: Tue, 30 Jul 2019 17:20:18 -0700 Message-ID: <1564532424-10449-15-git-send-email-skomatineni@nvidia.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1564532424-10449-1-git-send-email-skomatineni@nvidia.com> References: <1564532424-10449-1-git-send-email-skomatineni@nvidia.com> X-NVConfidentiality: public MIME-Version: 1.0 Content-Type: text/plain DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1; t=1564532432; bh=2GvhhOatfsM2bYQzuVGHbcx4hR8oEy2cTWpoIl1r38Y=; h=X-PGP-Universal:From:To:CC:Subject:Date:Message-ID:X-Mailer: In-Reply-To:References:X-NVConfidentiality:MIME-Version: Content-Type; b=RikE5qfq22zAWVLJNXiWAmR7JFtskjiFrzXQNLgjSSqVKAlE06GUGH4ocNAST53tr 6V8W9qU4J4sT4lYLc0cE+uBHxWHls00HXRPb6kDW8/depFj3lr1uDNuoo0EU+SnE8A BqDcON1uPpCNwzaK4hg0isrnON1ek25my7wTpGvUkRUrY9L29L7gUr/Dv40wxlCapm 38cPmdwBWuVVc2fURYssr9RC09v9ZWglkaTtd6ECMmTfd480X4yYXZFS7Wnox4ne2t ShZPa1rZ11aR04Z5GHp+j5R+tKXXW/h17SADuaU3AO46VFJYsDyzpQUm7vVa9TpG6r h54bSEwTbI0Xg== Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This patch allows to create separate irq_set_wake and irq_set_type implementations for different tegra designs PMC that has different wake models which require difference wake registers and different programming sequence. AOWAKE model support is available for Tegra186 and Tegra194 only and it resides within PMC and supports tiered wake architecture. Tegra210 and prior tegra designs uses PMC directly to receive wake events and coordinate the wake sequence. Signed-off-by: Sowjanya Komatineni --- drivers/soc/tegra/pmc.c | 12 ++++++++---- 1 file changed, 8 insertions(+), 4 deletions(-) diff --git a/drivers/soc/tegra/pmc.c b/drivers/soc/tegra/pmc.c index 9f9c1c677cf4..91c84d0e66ae 100644 --- a/drivers/soc/tegra/pmc.c +++ b/drivers/soc/tegra/pmc.c @@ -226,6 +226,8 @@ struct tegra_pmc_soc { void (*setup_irq_polarity)(struct tegra_pmc *pmc, struct device_node *np, bool invert); + int (*irq_set_wake)(struct irq_data *data, unsigned int on); + int (*irq_set_type)(struct irq_data *data, unsigned int type); const char * const *reset_sources; unsigned int num_reset_sources; @@ -1920,7 +1922,7 @@ static const struct irq_domain_ops tegra_pmc_irq_domain_ops = { .alloc = tegra_pmc_irq_alloc, }; -static int tegra_pmc_irq_set_wake(struct irq_data *data, unsigned int on) +static int tegra186_pmc_irq_set_wake(struct irq_data *data, unsigned int on) { struct tegra_pmc *pmc = irq_data_get_irq_chip_data(data); unsigned int offset, bit; @@ -1952,7 +1954,7 @@ static int tegra_pmc_irq_set_wake(struct irq_data *data, unsigned int on) return 0; } -static int tegra_pmc_irq_set_type(struct irq_data *data, unsigned int type) +static int tegra186_pmc_irq_set_type(struct irq_data *data, unsigned int type) { struct tegra_pmc *pmc = irq_data_get_irq_chip_data(data); u32 value; @@ -2006,8 +2008,8 @@ static int tegra_pmc_irq_init(struct tegra_pmc *pmc) pmc->irq.irq_unmask = irq_chip_unmask_parent; pmc->irq.irq_eoi = irq_chip_eoi_parent; pmc->irq.irq_set_affinity = irq_chip_set_affinity_parent; - pmc->irq.irq_set_type = tegra_pmc_irq_set_type; - pmc->irq.irq_set_wake = tegra_pmc_irq_set_wake; + pmc->irq.irq_set_type = pmc->soc->irq_set_type; + pmc->irq.irq_set_wake = pmc->soc->irq_set_wake; pmc->domain = irq_domain_add_hierarchy(parent, 0, 96, pmc->dev->of_node, &tegra_pmc_irq_domain_ops, pmc); @@ -2680,6 +2682,8 @@ static const struct tegra_pmc_soc tegra186_pmc_soc = { .regs = &tegra186_pmc_regs, .init = NULL, .setup_irq_polarity = tegra186_pmc_setup_irq_polarity, + .irq_set_wake = tegra186_pmc_irq_set_wake, + .irq_set_type = tegra186_pmc_irq_set_type, .reset_sources = tegra186_reset_sources, .num_reset_sources = ARRAY_SIZE(tegra186_reset_sources), .reset_levels = tegra186_reset_levels, -- 2.7.4