Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Received-SPF: Pass (esa5.microchip.iphmx.com: domain of
  Tudor.Ambarus@microchip.com designates 198.175.253.82 as
  permitted sender) identity=mailfrom;
  client-ip=198.175.253.82; receiver=esa5.microchip.iphmx.com;
  envelope-from="Tudor.Ambarus@microchip.com";
  x-sender="Tudor.Ambarus@microchip.com";
  x-conformance=spf_only; x-record-type="v=spf1";
  x-record-text="v=spf1 mx a:ushub1.microchip.com
  a:smtpout.microchip.com a:mx1.microchip.iphmx.com
  a:mx2.microchip.iphmx.com include:servers.mcsv.net
  include:mktomail.com include:spf.protection.outlook.com ~all"
Received-SPF: None (esa5.microchip.iphmx.com: no sender
  authenticity information available from domain of
  postmaster@email.microchip.com) identity=helo;
  client-ip=198.175.253.82; receiver=esa5.microchip.iphmx.com;
  envelope-from="Tudor.Ambarus@microchip.com";
  x-sender="postmaster@email.microchip.com";
  x-conformance=spf_only
IronPort-SDR: UYgahY1/lR1SXQQtxox3GBu3VSj/KoW47BJ+TJdDBHD4AYOWqapl3I+EX2kEqt+rvQbzwaoeMn
 7IOMyeHCEccWKjSPJmzhlgBYzbyJp0oiJYID4qJYMAyvUwZYNtO1Nvxd0lcXUaVyukLYZBmlsf
 lpU5/WZ+Hdlcx4RYogf6mxX9YDEYWY5qn+RzAah9zCMtVgRQj1Loan8BT8C6wodqVU+WJyK3pb
 zHyNBe+sn41vX3lINqB86zTrAqcw8rn0PeqfWUexJ0as5cPFu2lC8Z68F87nYX91PP24cGjSbp
 lRU=
From:   <Tudor.Ambarus@microchip.com>
To:     <boris.brezillon@collabora.com>, <marek.vasut@gmail.com>,
        <vigneshr@ti.com>
CC:     <dwmw2@infradead.org>, <computersforpeace@gmail.com>,
        <miquel.raynal@bootlin.com>, <richard@nod.at>,
        <linux-mtd@lists.infradead.org>, <linux-kernel@vger.kernel.org>,
        <Tudor.Ambarus@microchip.com>
Subject: [PATCH 0/6] mtd: spi-nor: move manuf out of the core - batch 2
Thread-Topic: [PATCH 0/6] mtd: spi-nor: move manuf out of the core - batch 2
Thread-Index: AQHVR4AGkgpKbjD8rkCgvILRqzwWug==
Date:   Wed, 31 Jul 2019 09:12:06 +0000
Message-ID: <20190731091145.27374-1-tudor.ambarus@microchip.com>
Accept-Language: en-US
Content-Language: en-US
x-ms-exchange-messagesentrepresentingtype: 1
x-mailer: git-send-email 2.9.5
x-originating-ip: [94.177.32.154]
x-ms-publictraffictype: Email
x-ms-office365-filtering-correlation-id: 17e73194-4ae8-41d4-1a56-08d715972887
x-microsoft-antispam: BCL:0;PCL:0;RULEID:(2390118)(7020095)(4652040)(8989299)(4534185)(4627221)(201703031133081)(201702281549075)(8990200)(5600148)(711020)(4605104)(1401327)(2017052603328)(7193020);SRVR:MN2PR11MB4414;
x-ms-traffictypediagnostic: MN2PR11MB4414:
x-ms-exchange-purlcount: 1
x-microsoft-antispam-prvs: <MN2PR11MB441414A2546CC4ADEE997AAFF0DF0@MN2PR11MB4414.namprd11.prod.outlook.com>
x-ms-oob-tlc-oobclassifiers: OLM:8882;
x-forefront-prvs: 011579F31F
x-forefront-antispam-report: SFV:NSPM;SFS:(10009020)(366004)(136003)(396003)(39860400002)(376002)(346002)(199004)(189003)(966005)(14454004)(26005)(81166006)(6116002)(50226002)(5660300002)(66066001)(2501003)(6512007)(25786009)(486006)(102836004)(107886003)(2201001)(110136005)(305945005)(3846002)(7736002)(68736007)(53936002)(6486002)(478600001)(86362001)(71200400001)(71190400001)(186003)(476003)(256004)(8936002)(6436002)(386003)(52116002)(54906003)(316002)(66946007)(81156014)(6306002)(2616005)(2906002)(64756008)(4326008)(99286004)(36756003)(66556008)(8676002)(66476007)(66446008)(1076003)(6506007);DIR:OUT;SFP:1101;SCL:1;SRVR:MN2PR11MB4414;H:MN2PR11MB4448.namprd11.prod.outlook.com;FPR:;SPF:None;LANG:en;PTR:InfoNoRecords;A:1;MX:1;
received-spf: None (protection.outlook.com: microchip.com does not designate
 permitted sender hosts)
x-ms-exchange-senderadcheck: 1
x-microsoft-antispam-message-info: rTkecR/SII7FLl7OG6Fxd6TrspA8pykSJ4r9Nni7SL8U+i9ZLIeXeKDOLj0LDsYnZ5XUPGs+26B/orCkbC6bKxtYe7grlxRPVt0ypgVZP0RLYvus839MfEGyfpXbWWtaLzy4qm2XoDHCyuu6UeMHnAkEFppRLIwDtBBlEiwc3ahkjv3TWAylcA9VrKBayDoloSuxcjzqtu7MyNoaZ/Ij5UXPO17wJ/Pu0RqViRiCycvMMDfQmBwJENQvCs07wDzLpVlzXMoSRF/48qQx1ntgYe35W0Fwwt3qa+L8Gnki85wwa34uwn9Z5SDi8ce8VgnDZlvPj5Howxh+gBCt58OetfnmCYIQU5VvQMN2UCvNiNd+nZxXDMUx3pIcZwLWKmXf4ftn+ljZxAzdJcQaReCCi9zUr4fR5fk/9uF+oX51Q2I=
Content-Type: text/plain; charset="iso-8859-1"
Content-Transfer-Encoding: quoted-printable
MIME-Version: 1.0
X-MS-Exchange-CrossTenant-Network-Message-Id: 17e73194-4ae8-41d4-1a56-08d715972887
X-MS-Exchange-CrossTenant-originalarrivaltime: 31 Jul 2019 09:12:06.1513
 (UTC)
X-MS-Exchange-CrossTenant-fromentityheader: Hosted
X-MS-Exchange-CrossTenant-id: 3f4057f3-b418-4d4e-ba84-d55b4e897d88
X-MS-Exchange-CrossTenant-mailboxtype: HOSTED
X-MS-Exchange-CrossTenant-userprincipalname: tudor.ambarus@microchip.com
X-MS-Exchange-Transport-CrossTenantHeadersStamped: MN2PR11MB4414
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

From: Tudor Ambarus <tudor.ambarus@microchip.com>

Add post_sfdp() hook to tweak flash config.

In the quest of moving the manufacturer code out of the spi-nor core,
we want to impose the following sequence of calls:

    1/ spi-nor core legacy flash parameters init:
            spi_nor_default_init_params()

    2/ MFR-based manufacturer flash parameters init:
            nor->manufacturer->fixups->default_init()

    3/ specific flash_info tweeks done when decisions can not be done just =
on
       MFR:
            nor->info->fixups->default_init()

    4/ SFDP tables flash parameters init - SFDP knows better:
            spi_nor_sfdp_init_params()

    5/ post SFDP tables flash parameters updates - in case manufacturers ge=
t
       the serial flash tables wrong or incomplete.
            nor->info->fixups->post_sfdp()
       The later can be extended to nor->manufacturer->fixups->post_sfdp() =
if
       needed.

This series opens doors for 5/.

Tested on sst26vf064b with atmel-quadspi SPIMEM driver.

Depends on:
https://patchwork.ozlabs.org/project/linux-mtd/list/?series=3D122420

Boris Brezillon (4):
  mtd: spi-nor: Add post_sfdp() hook to tweak flash config
  mtd: spi-nor: Add spansion_post_sfdp_fixups()
  mtd: spi-nor: Add a ->convert_addr() method
  mtd: spi-nor: Add the SPI_NOR_XSR_RDY flag

Tudor Ambarus (2):
  mtd: spi_nor: Add nor->setup() method
  mtd: spi-nor: Add s3an_post_sfdp_fixups()

 drivers/mtd/spi-nor/spi-nor.c | 192 +++++++++++++++++-----------------
 include/linux/mtd/spi-nor.h   | 232 +++++++++++++++++++++++++++-----------=
----
 2 files changed, 245 insertions(+), 179 deletions(-)

--=20
2.9.5