Received: by 2002:a25:ad19:0:0:0:0:0 with SMTP id y25csp6812956ybi; Wed, 31 Jul 2019 22:15:18 -0700 (PDT) X-Google-Smtp-Source: APXvYqwodjIHvN2fklCBlXbLYl7D5zY1FjQKMMlJiVocS9NNIdZFVHbF74NYJaVcpJQVhYSPjm2D X-Received: by 2002:a17:902:361:: with SMTP id 88mr125541895pld.123.1564636518845; Wed, 31 Jul 2019 22:15:18 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1564636518; cv=none; d=google.com; s=arc-20160816; b=o36ka8lducNpjtaDjtipekGm5xtfafia18YPVTbXRrVSrT6m/hyqvTEcNirD29UBGP yAzU0Bg17kX9vgh+hbHYtDqY1q01JOvlhFURuTNx8gd16rStGbcX4hgHYzNf4tkYWhzE BDCQGfCtTeg1GRcD+DA4zgXbI3Eks7y885DDbFN58rIK0PR3Flu+39sLXiHSE/FHg6Xs jobSdBHIbL9CfEZcuuyuQz5iGVQXfjTbmdxxQu6ip54U2Kbk8/9XTd8etlOGCBZtdSH8 H7bpq6NC90GloZuuQaQO+DM5MxY3KGMiq+VPqKKgsZSkQ8o+NZgMylD2rxBqFqWhr08+ 0nCA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=6eCnu4Zjun8nw4N6qO0xUjWUxk3QpQEqnz5dqYHSCYw=; b=CdaFTh5B5niPsQHCmO67D66uD6e5LKBRj5vOjBW0Y5KALI7fffLA+4zOcKwURgAxpL b1gmKj3rGyLcJwwF3XQCSPXzq9rScfLyqJxATaGQBvs6rzKB3qEuWZiltVmjQEd+fHIf kKbp8n435MnuBBm8WzhK8jgQJnqnyggvLJtOGeVWMOa9vLhK+E+qYmKk8RNWwIGpG2+j TQ/E7O2eDzC6nIH/6YJjnCI56ZiH9Rw5d1d74fvprzo8E+/HLIgGnbIIeAmhnj48bv7h dKUhT6GxAhr6awObWwLaGCCsihGRBiVrM2vxOgFWUkLhVWzqf3Yj9k1UFVz9yqZ9/Y/o VFbw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=sgFmKQoa; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id f128si33071379pgc.55.2019.07.31.22.15.01; Wed, 31 Jul 2019 22:15:18 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=sgFmKQoa; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728150AbfHAEau (ORCPT + 99 others); Thu, 1 Aug 2019 00:30:50 -0400 Received: from fllv0015.ext.ti.com ([198.47.19.141]:42408 "EHLO fllv0015.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725379AbfHAEau (ORCPT ); Thu, 1 Aug 2019 00:30:50 -0400 Received: from fllv0034.itg.ti.com ([10.64.40.246]) by fllv0015.ext.ti.com (8.15.2/8.15.2) with ESMTP id x714URNY036505; Wed, 31 Jul 2019 23:30:27 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1564633827; bh=6eCnu4Zjun8nw4N6qO0xUjWUxk3QpQEqnz5dqYHSCYw=; h=From:To:CC:Subject:Date; b=sgFmKQoaKX0Aoxfi28lp1p0YhLgN+VKYxU55ocpeQsbDdwMB3upolSO+2dePioRxk mF9BzEXwsyThGkPHrG5NomvxWf6nL4L06zOxFyZxGHHU+mXBPDqtWbwyrh9MQXlPFR zTTK1GPJvLOSSbbF6OxLTIB/9c1injZkwHzwwymE= Received: from DLEE115.ent.ti.com (dlee115.ent.ti.com [157.170.170.26]) by fllv0034.itg.ti.com (8.15.2/8.15.2) with ESMTPS id x714UR0U120408 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Wed, 31 Jul 2019 23:30:27 -0500 Received: from DLEE115.ent.ti.com (157.170.170.26) by DLEE115.ent.ti.com (157.170.170.26) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1713.5; Wed, 31 Jul 2019 23:30:27 -0500 Received: from fllv0039.itg.ti.com (10.64.41.19) by DLEE115.ent.ti.com (157.170.170.26) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1713.5 via Frontend Transport; Wed, 31 Jul 2019 23:30:27 -0500 Received: from a0132425.india.ti.com (ileax41-snat.itg.ti.com [10.172.224.153]) by fllv0039.itg.ti.com (8.15.2/8.15.2) with ESMTP id x714UObp010110; Wed, 31 Jul 2019 23:30:24 -0500 From: Vignesh Raghavendra To: Miquel Raynal , Richard Weinberger , Vignesh Raghavendra , Tudor Ambarus CC: Marek Vasut , Boris Brezillon , , Subject: [PATCH v3 0/3] Merge m25p80 into spi-nor Date: Thu, 1 Aug 2019 10:00:49 +0530 Message-ID: <20190801043052.30192-1-vigneshr@ti.com> X-Mailer: git-send-email 2.22.0 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This is repost of patch 6 and 7 split from from Boris Brezillon's X-X-X mode support series[1] Background from cover letter for RFC[1]: m25p80 is just a simple SPI NOR controller driver (a wrapper around the SPI mem API). Not only it shouldn't be named after a specific SPI NOR chip, but it also doesn't deserve a specific driver IMO, especially if the end goal is to get rid of SPI NOR controller drivers found in drivers/mtd/spi-nor/ and replace them by SPI mem drivers (which would be placed in drivers/spi/). With this solution, we declare the SPI NOR driver as a spi_mem_driver, just like the SPI NAND layer is declared as a spi_mem driver (patch 1/2). This solution also allows us to check at a fined-grain level (thanks to the spi_mem_supports_op() function) which operations are supported and which ones are not, while the original m25p80 logic was basing this decision on the SPI_{RX,TX}_{DUAL,QUAD,OCTO} flags only (patch 2/2). [1] https://patchwork.ozlabs.org/cover/982926/ Tested on TI' DRA7xx EVM with TI QSPI controller (a spi-mem driver) with DMA (s25fl256) flash. I don't see any performance regression due to bounce buffer copy introduced by this series Also tested with cadence-quadspi (a spi-nor driver) driver Boris Brezillon (2): mtd: spi-nor: Move m25p80 code in spi-nor.c mtd: spi-nor: Rework hwcaps selection for the spi-mem case Vignesh Raghavendra (1): mtd: spi-nor: always use bounce buffer for register read/writes drivers/mtd/devices/Kconfig | 18 - drivers/mtd/devices/Makefile | 1 - drivers/mtd/devices/m25p80.c | 347 --------------- drivers/mtd/spi-nor/Kconfig | 2 + drivers/mtd/spi-nor/spi-nor.c | 802 +++++++++++++++++++++++++++++++--- include/linux/mtd/spi-nor.h | 24 +- 6 files changed, 769 insertions(+), 425 deletions(-) delete mode 100644 drivers/mtd/devices/m25p80.c -- 2.22.0