Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
IronPort-SDR: oJ7hs1j2BzuOLxwr/WK2eK4IdV45KJ1qkCKpXsNtcrEi/3UgnGJLzT22Fj5f1GZ9oDsEXdXh01
 lXryHPvQio7M6KC3llH8UXOwlFz52gi0Mmk8bOhz4ba7zIYY56Cxs7GcLK7hSuFm1H58bkeyLT
 QdlHTlhg1Tzx7827ik3kl5mEtmMlGe+yS2jqBmtdy6ut65CU83Ckx12xVOrj/qs2o0A4qxd+gi
 GBQC/u3htM3r0OJ8xQlfMIET20boxYAeRr338fmwk0/azGA/iEk0yHvWEysz2e5mBs2gdjdkzi
 uE8=
IronPort-SDR: V7ndhCnBLZHve0QUDUv475FQJyE75JL/PnFEj3vpvMCeaM/Pdb30/WB/Ei+Nr4REOYhMTeT5iN
 DGxOwl8i7Y4c+bHNZj0H/X5akHjMzKuM+Hvgy7zbPe93bhDDw1a7m2VFy+eOZm8qSNWu+bUaHz
 Mo+uPIUeaKsm6gXoL92kTseChAgKL0WTJa2YEuXYGlIh+f+FPRkFdHVowSN71nNKG3nlFVKK1U
 lvqHF1fk9ZucPMDXkNwcMm2v402zbpi+n1FWvDSFjHVHY3salgmWZc2724C0TGbzDc+buSWOWe
 zEKS+q72WwgfJP9csUloSMiv
IronPort-SDR: 0v4e9VHYa72MRX66Fef5d0jSyMrlTHPpXWIRs86/yPfZHpcHR22X3GhlOA2OzfKa7o4apHV5GZ
 wh6i7v062Z6qNPcbSF1wz/WFVnSyWd1y/Q44BJ+ADtYivKFhIYgxm3TIsG6y+THA4P/gMiBOYu
 K+Nkh7TiXbvHW72yXTZfEJ98o1xSCZgB3eQfLAinXTS+0JcWtWvOAN3XJNO/jvaJEp6sL6In1d
 w+BHo1w2MxlqO8tJt1tfwagiT6Yq1HJLSgswIx4QTMOPB3qY7ZXiz8tzSmzG1KjjkVUImkeob8
 +3A=
From:   Atish Patra <atish.patra@wdc.com>
To:     linux-kernel@vger.kernel.org
Cc:     Atish Patra <atish.patra@wdc.com>,
        Paul Walmsley <paul.walmsley@sifive.com>,
        Alan Kao <alankao@andestech.com>,
        Albert Ou <aou@eecs.berkeley.edu>,
        Anup Patel <anup.patel@wdc.com>,
        Daniel Lezcano <daniel.lezcano@linaro.org>,
        devicetree@vger.kernel.org, Enrico Weigelt <info@metux.net>,
        Greg Kroah-Hartman <gregkh@linuxfoundation.org>,
        Johan Hovold <johan@kernel.org>,
        linux-riscv@lists.infradead.org,
        Mark Rutland <mark.rutland@arm.com>,
        Palmer Dabbelt <palmer@sifive.com>,
        Rob Herring <robh+dt@kernel.org>,
        Thomas Gleixner <tglx@linutronix.de>
Subject: [PATCH v4 4/4] dt-bindings: Update the riscv,isa string description
Date:   Fri,  2 Aug 2019 21:27:23 -0700
Message-Id: <20190803042723.7163-5-atish.patra@wdc.com>
In-Reply-To: <20190803042723.7163-1-atish.patra@wdc.com>
References: <20190803042723.7163-1-atish.patra@wdc.com>
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk

Since the RISC-V specification states that ISA description strings are
case-insensitive, there's no functional difference between mixed-case,
upper-case, and lower-case ISA strings. Thus, to simplify parsing,
specify that the letters present in "riscv,isa" must be all lowercase.

Suggested-by: Paul Walmsley <paul.walmsley@sifive.com>
Signed-off-by: Atish Patra <atish.patra@wdc.com>
---
 Documentation/devicetree/bindings/riscv/cpus.yaml | 4 ++++
 1 file changed, 4 insertions(+)

diff --git a/Documentation/devicetree/bindings/riscv/cpus.yaml b/Documentation/devicetree/bindings/riscv/cpus.yaml
index c899111aa5e3..9d3fe6aada2b 100644
--- a/Documentation/devicetree/bindings/riscv/cpus.yaml
+++ b/Documentation/devicetree/bindings/riscv/cpus.yaml
@@ -50,6 +50,10 @@ properties:
       User-Level ISA document, available from
       https://riscv.org/specifications/
 
+      While the isa strings in ISA specification are case
+      insensitive, letters in the riscv,isa string must be all
+      lowercase to simplify parsing.
+
   timebase-frequency:
     type: integer
     minimum: 1
-- 
2.21.0