Received: by 2002:a25:b794:0:0:0:0:0 with SMTP id n20csp1209573ybh; Sat, 3 Aug 2019 20:40:48 -0700 (PDT) X-Google-Smtp-Source: APXvYqxXLEHdK34CJfyESrbwFtuR4IsjpTip/ohv3rE89CMhVDTmM78Ojatxviya4Udjck/xpdS7 X-Received: by 2002:a17:90a:db08:: with SMTP id g8mr11451119pjv.39.1564890048654; Sat, 03 Aug 2019 20:40:48 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1564890048; cv=none; d=google.com; s=arc-20160816; b=fuvBqsVxFDUQCkvnIoj/Ee3MmtXlhFFuGJiwsD7cIsyHNv72Kfp+7gHV8YplNRFGRI Rv7Japtwjw+YU1a9Sy5qKny6VfjEHNr5Nbp6TvJPN/QTsZv1yVjJmQRUMkDmbcmKcJAS LqXBbRmqShTkX8GR2bJBfNo9Fnin25NXPU0sNCaiKjYlMLZJtJxP4+nRvqVHnaJ9cHgM gXAxxxGt5cpW0ygx0vaN+gDZmvC1BLGWBvHcKlLVo/TnSPZD9y6GHy2OPK3nQT66vauZ 5NPe/lgR1rrMN7yUBbSmR6nrbFG0mRoki+JbKTZTa1WtI6ncHk66Kjp19K9UcCsvtGB2 nUQg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:user-agent:in-reply-to :content-disposition:mime-version:references:message-id:subject:cc :to:from:date:dkim-signature; bh=Q8Fv9xgkEaQfyQKWs3/3wqI65VtLqsRNLIS2J1EpyAA=; b=Y9UcJ4V+h4xN08La01VVoiNLBKAFJI8TokmeWFO+ZLbJb3z63trbvQ3egPBIysExYs Fdhg93EQb2OWwH5v3V67ZneouqfEiC+0/N2Qp2lcCs7M5wnneclCnpUn+2ZAMN6jd5lB Ql+pXwMVSbCDnsbhxTXXpue242llVSULO/Fn9CDO15k0VUHIHgfnz/1+S3kxClsUzqry onWTS9npDLFTwtheYl/iRU495SDgMAsT122MIOmOkCOof1A2RaCOZkm2WlwJzmkwXfJa 3mKXtF6wDEov5bf+qheVTlY3oyDwqx01heNdhFDTTiBu1cgfjZIQGW944TrjzX0fOLPA vd8Q== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@alien8.de header.s=dkim header.b=Sbb11uLU; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=alien8.de Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id s24si42134383pfh.227.2019.08.03.20.40.33; Sat, 03 Aug 2019 20:40:48 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@alien8.de header.s=dkim header.b=Sbb11uLU; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=alien8.de Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2388215AbfHCJob (ORCPT + 99 others); Sat, 3 Aug 2019 05:44:31 -0400 Received: from mail.skyhub.de ([5.9.137.197]:37218 "EHLO mail.skyhub.de" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S2388147AbfHCJob (ORCPT ); Sat, 3 Aug 2019 05:44:31 -0400 Received: from zn.tnic (p200300EC2F2082007166E282E47B3C81.dip0.t-ipconnect.de [IPv6:2003:ec:2f20:8200:7166:e282:e47b:3c81]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.skyhub.de (SuperMail on ZX Spectrum 128k) with ESMTPSA id 6725E1EC04CD; Sat, 3 Aug 2019 11:44:29 +0200 (CEST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=alien8.de; s=dkim; t=1564825469; h=from:from:reply-to:subject:subject:date:date:message-id:message-id: to:to:cc:cc:mime-version:mime-version:content-type:content-type: content-transfer-encoding:in-reply-to:in-reply-to: references:references; bh=Q8Fv9xgkEaQfyQKWs3/3wqI65VtLqsRNLIS2J1EpyAA=; b=Sbb11uLUeM0gHZVUfVdd4kIL3hRYhAvevdXNTkf5SegfdlIx6D6MgWPhC4d/xwKuc4Dpm5 QnLkKp64BQA4QTugrZ9QCWG5me8/1f4SWU6lxbu8X2FMqL/h4ngxZVXWBQeXhB51tN8uV3 1syMmh1BxEac0mmqLRXU1Z67kr4yITU= Date: Sat, 3 Aug 2019 11:44:23 +0200 From: Borislav Petkov To: Reinette Chatre Cc: tglx@linutronix.de, fenghua.yu@intel.com, tony.luck@intel.com, kuo-lang.tseng@intel.com, mingo@redhat.com, hpa@zytor.com, x86@kernel.org, linux-kernel@vger.kernel.org Subject: Re: [PATCH V2 01/10] x86/CPU: Expose if cache is inclusive of lower level caches Message-ID: <20190803094423.GA2100@zn.tnic> References: <6c78593207224014d6a9d43698a3d1a0b3ccf2b6.1564504901.git.reinette.chatre@intel.com> <20190802180352.GE30661@zn.tnic> MIME-Version: 1.0 Content-Type: text/plain; charset=utf-8 Content-Disposition: inline In-Reply-To: User-Agent: Mutt/1.10.1 (2018-07-13) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Fri, Aug 02, 2019 at 01:11:13PM -0700, Reinette Chatre wrote: > Will do. Do you prefer a new prepare patch that does the renaming before > this patch or will you be ok with the renaming done within this patch? Nah, within this patch is ok. > This patch only makes it possible to determine whether cache is > inclusive for some x86 platforms while all platforms of all > architectures are given visibility into this new "inclusive" cache > information field within the global "struct cacheinfo". And this begs the question: do the other architectures even need that thing exposed? As it is now, this is x86-only so I'm wondering whether adding all that machinery to the generic struct cacheinfo is even needed at this point. TBH, I'd do it differently: read CPUID at init time and cache the information whether the cache is inclusive locally and be done with it. It is going to be a single system-wide bit anyway as I'd strongly assume cache settings like inclusivity should be the same across the whole system. When the other arches do need it, we can extract that info "up" into the generic layer. Thx. -- Regards/Gruss, Boris. Good mailing practices for 400: avoid top-posting and trim the reply.