Received: by 2002:a25:b794:0:0:0:0:0 with SMTP id n20csp4066371ybh; Tue, 6 Aug 2019 05:51:42 -0700 (PDT) X-Google-Smtp-Source: APXvYqzOjydkG11AoYFgJnJk7tPB2qO9/uOgIeHOuaACSMwEpN8laYfcnp6C1JzBSKryKlMfV4iq X-Received: by 2002:a17:90a:2190:: with SMTP id q16mr2973909pjc.23.1565095902582; Tue, 06 Aug 2019 05:51:42 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1565095902; cv=none; d=google.com; s=arc-20160816; b=VpvcvvOF4nCiYdw4CM2xb+aQOaiyRL1JTw0+UwXunM5D+ECd+xo69VJP8QjC0PhEXx 1H2WYbs5NNNbu2UDYveUdeytCe3iQT2xDS516K1O4Vlc9i539xmm8R0gFulNjwgTUKgz fJRd/iojsfgMCxylHrMGSjur4YnkU/s9fwAgEQZcG+1N1f0eL6WgTfxXJEeNKxWFhw5x TSnaZM78hPRzI+q8GAs/oZ6MxtrtNBGW3Hh3jdI3mpwRrlstwH0CedH/XDIWhKqhnqKm kOBdGue3c+Cmo1AVB/zBuEbIOgU//N0JStmiCnIkBcWB5HeTi3wECQFBq6hwy9jVVqTe Lw7Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=rhTOUZ9G7ELcHR5mtsthMEB7VhP+u0SW/0dpZjG88nw=; b=YKSto8dT0hbnq80oSuygXo5ioeF1fWp9SZigStbmIFK/wa8W2WZetNxM6D6K07Vv45 zuJyTz3jfpUFTNo1jGlDxRNhapf+N6qDhO4ZuSc0e02CFrb4R/IfJ9iBrYZe12DuGTnS fkPyJdx637Va+PImm5YM2qdgrT0Q7IpCkNvpsvWtroO7qXyR0UNDkABLN9PmtnMY7omB nArxeFN8jWiymFfcSdmpddKSdKwSgTufKdkpuczpUl42A3v6hE5eou50Z47rmuZSipW9 e2qaFOPEgwA8i0Tdzh+yLj6G1SzD8uowCWP8B30Nqvjfa0AVOSkrSWpONKgxIAsf5qe7 eIdg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@baylibre-com.20150623.gappssmtp.com header.s=20150623 header.b=MKX6IROW; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id c19si48678620pfi.256.2019.08.06.05.51.27; Tue, 06 Aug 2019 05:51:42 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@baylibre-com.20150623.gappssmtp.com header.s=20150623 header.b=MKX6IROW; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1731807AbfHFMuu (ORCPT + 99 others); Tue, 6 Aug 2019 08:50:50 -0400 Received: from mail-wr1-f66.google.com ([209.85.221.66]:45027 "EHLO mail-wr1-f66.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1731151AbfHFMus (ORCPT ); Tue, 6 Aug 2019 08:50:48 -0400 Received: by mail-wr1-f66.google.com with SMTP id p17so87772970wrf.11 for ; Tue, 06 Aug 2019 05:50:46 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=baylibre-com.20150623.gappssmtp.com; s=20150623; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=rhTOUZ9G7ELcHR5mtsthMEB7VhP+u0SW/0dpZjG88nw=; b=MKX6IROW92n4YJCICK7Z5132q8RXqctROHpc1cBlzIZQOHSErqQyMunY4sVaqJTun+ RmX13sjfFcbLHGyNWw5lyGRgfc0a02Ux+KXHadnISQw4EQBDKpI62Bb2gJ9iO6CYsOzV 2CujX4p2uzhNpoVr6abEMtY0vrw/LkRI49+C1du6eH2raUGq//m9ZJJG44utyl6LQhZI KAbQQqnRAloRiKOD0g6HWg3Rlm8HDc+DjNHSxXbZNUPQZVs+FFCVR7517VChq63r/B9A SkLVVVgcpIFjjAqbTZPAu2ueMvATHVc6NNAd7vi/UBoinQkRrrMEEqBd2hrU8xvMJxAR YouQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=rhTOUZ9G7ELcHR5mtsthMEB7VhP+u0SW/0dpZjG88nw=; b=L/Uf0qrEpOm3cPlpeEGJtg92dh+4NwhqrTje+nW6ikxVd8cpEn6uh1HwG737jvHV3x 3img3PGzd/07Z/R5g1/GHExnvC+hPbCtt10s79k6Lk14FujDo2av4EqsOSot+iwhot9l 2Bwd07nujmCu8zdPL3ohhRsX9NhMkBi2rdPzzEbosmyNYWs9oCs5tM3SFPi+gEHDXdNA OEH+A1tnQaGHGqQfwmC2OZD9BQVQ7Jb5o9WyYdwpQROniHBEZDinGsJdTajQBYQHGWj3 +yBShrKsjtAK7qMtcQ/5kZPF5SU0V+kPwmDIv24TG/9oMy3bBXhIrGgxrVHhf6X6/G8i F8vA== X-Gm-Message-State: APjAAAXOcpzox90ICMqAmhyo+MDIung90EkZd7WdY6K9BECYutNYo8/S 8rFK7Or8RICHUNoHTftg8OxZ2Q== X-Received: by 2002:a5d:5386:: with SMTP id d6mr4917882wrv.207.1565095845680; Tue, 06 Aug 2019 05:50:45 -0700 (PDT) Received: from bender.baylibre.local (lmontsouris-657-1-212-31.w90-63.abo.wanadoo.fr. [90.63.244.31]) by smtp.gmail.com with ESMTPSA id e3sm109049221wrs.37.2019.08.06.05.50.44 (version=TLS1_3 cipher=AEAD-AES256-GCM-SHA384 bits=256/256); Tue, 06 Aug 2019 05:50:44 -0700 (PDT) From: Neil Armstrong To: robh+dt@kernel.org Cc: Neil Armstrong , martin.blumenstingl@googlemail.com, devicetree@vger.kernel.org, netdev@vger.kernel.org, linux-amlogic@lists.infradead.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Subject: [PATCH v2 2/2] dt-bindings: net: meson-dwmac: convert to yaml Date: Tue, 6 Aug 2019 14:50:41 +0200 Message-Id: <20190806125041.16105-3-narmstrong@baylibre.com> X-Mailer: git-send-email 2.22.0 In-Reply-To: <20190806125041.16105-1-narmstrong@baylibre.com> References: <20190806125041.16105-1-narmstrong@baylibre.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Now that we have the DT validation in place, let's convert the device tree bindings for the Synopsys DWMAC Glue for Amlogic SoCs over to a YAML schemas. Signed-off-by: Neil Armstrong --- .../bindings/net/amlogic,meson-dwmac.yaml | 113 ++++++++++++++++++ .../devicetree/bindings/net/meson-dwmac.txt | 71 ----------- .../devicetree/bindings/net/snps,dwmac.yaml | 5 + 3 files changed, 118 insertions(+), 71 deletions(-) create mode 100644 Documentation/devicetree/bindings/net/amlogic,meson-dwmac.yaml delete mode 100644 Documentation/devicetree/bindings/net/meson-dwmac.txt diff --git a/Documentation/devicetree/bindings/net/amlogic,meson-dwmac.yaml b/Documentation/devicetree/bindings/net/amlogic,meson-dwmac.yaml new file mode 100644 index 000000000000..ae91aa9d8616 --- /dev/null +++ b/Documentation/devicetree/bindings/net/amlogic,meson-dwmac.yaml @@ -0,0 +1,113 @@ +# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) +# Copyright 2019 BayLibre, SAS +%YAML 1.2 +--- +$id: "http://devicetree.org/schemas/net/amlogic,meson-dwmac.yaml#" +$schema: "http://devicetree.org/meta-schemas/core.yaml#" + +title: Amlogic Meson DWMAC Ethernet controller + +maintainers: + - Neil Armstrong + - Martin Blumenstingl + +# We need a select here so we don't match all nodes with 'snps,dwmac' +select: + properties: + compatible: + contains: + enum: + - amlogic,meson6-dwmac + - amlogic,meson8b-dwmac + - amlogic,meson8m2-dwmac + - amlogic,meson-gxbb-dwmac + - amlogic,meson-axg-dwmac + required: + - compatible + +allOf: + - $ref: "snps,dwmac.yaml#" + - if: + properties: + compatible: + contains: + enum: + - amlogic,meson8b-dwmac + - amlogic,meson8m2-dwmac + - amlogic,meson-gxbb-dwmac + - amlogic,meson-axg-dwmac + + then: + properties: + clocks: + items: + - description: GMAC main clock + - description: First parent clock of the internal mux + - description: Second parent clock of the internal mux + + clock-names: + minItems: 3 + maxItems: 3 + items: + - const: stmmaceth + - const: clkin0 + - const: clkin1 + + amlogic,tx-delay-ns: + $ref: /schemas/types.yaml#definitions/uint32 + description: + The internal RGMII TX clock delay (provided by this driver) in + nanoseconds. Allowed values are 0ns, 2ns, 4ns, 6ns. + When phy-mode is set to "rgmii" then the TX delay should be + explicitly configured. When not configured a fallback of 2ns is + used. When the phy-mode is set to either "rgmii-id" or "rgmii-txid" + the TX clock delay is already provided by the PHY. In that case + this property should be set to 0ns (which disables the TX clock + delay in the MAC to prevent the clock from going off because both + PHY and MAC are adding a delay). + Any configuration is ignored when the phy-mode is set to "rmii". + +properties: + compatible: + additionalItems: true + maxItems: 3 + items: + - enum: + - amlogic,meson6-dwmac + - amlogic,meson8b-dwmac + - amlogic,meson8m2-dwmac + - amlogic,meson-gxbb-dwmac + - amlogic,meson-axg-dwmac + contains: + enum: + - snps,dwmac-3.70a + - snps,dwmac + + reg: + items: + - description: + The first register range should be the one of the DWMAC controller + - description: + The second range is is for the Amlogic specific configuration + (for example the PRG_ETHERNET register range on Meson8b and newer) + +required: + - compatible + - reg + - interrupts + - interrupt-names + - clocks + - clock-names + - phy-mode + +examples: + - | + ethmac: ethernet@c9410000 { + compatible = "amlogic,meson-gxbb-dwmac", "snps,dwmac"; + reg = <0xc9410000 0x10000>, <0xc8834540 0x8>; + interrupts = <8>; + interrupt-names = "macirq"; + clocks = <&clk_eth>, <&clkc_fclk_div2>, <&clk_mpll2>; + clock-names = "stmmaceth", "clkin0", "clkin1"; + phy-mode = "rgmii"; + }; diff --git a/Documentation/devicetree/bindings/net/meson-dwmac.txt b/Documentation/devicetree/bindings/net/meson-dwmac.txt deleted file mode 100644 index 1321bb194ed9..000000000000 --- a/Documentation/devicetree/bindings/net/meson-dwmac.txt +++ /dev/null @@ -1,71 +0,0 @@ -* Amlogic Meson DWMAC Ethernet controller - -The device inherits all the properties of the dwmac/stmmac devices -described in the file stmmac.txt in the current directory with the -following changes. - -Required properties on all platforms: - -- compatible: Depending on the platform this should be one of: - - "amlogic,meson6-dwmac" - - "amlogic,meson8b-dwmac" - - "amlogic,meson8m2-dwmac" - - "amlogic,meson-gxbb-dwmac" - - "amlogic,meson-axg-dwmac" - Additionally "snps,dwmac" and any applicable more - detailed version number described in net/stmmac.txt - should be used. - -- reg: The first register range should be the one of the DWMAC - controller. The second range is is for the Amlogic specific - configuration (for example the PRG_ETHERNET register range - on Meson8b and newer) - -Required properties on Meson8b, Meson8m2, GXBB and newer: -- clock-names: Should contain the following: - - "stmmaceth" - see stmmac.txt - - "clkin0" - first parent clock of the internal mux - - "clkin1" - second parent clock of the internal mux - -Optional properties on Meson8b, Meson8m2, GXBB and newer: -- amlogic,tx-delay-ns: The internal RGMII TX clock delay (provided - by this driver) in nanoseconds. Allowed values - are: 0ns, 2ns, 4ns, 6ns. - When phy-mode is set to "rgmii" then the TX - delay should be explicitly configured. When - not configured a fallback of 2ns is used. - When the phy-mode is set to either "rgmii-id" - or "rgmii-txid" the TX clock delay is already - provided by the PHY. In that case this - property should be set to 0ns (which disables - the TX clock delay in the MAC to prevent the - clock from going off because both PHY and MAC - are adding a delay). - Any configuration is ignored when the phy-mode - is set to "rmii". - -Example for Meson6: - - ethmac: ethernet@c9410000 { - compatible = "amlogic,meson6-dwmac", "snps,dwmac"; - reg = <0xc9410000 0x10000 - 0xc1108108 0x4>; - interrupts = <0 8 1>; - interrupt-names = "macirq"; - clocks = <&clk81>; - clock-names = "stmmaceth"; - } - -Example for GXBB: - ethmac: ethernet@c9410000 { - compatible = "amlogic,meson-gxbb-dwmac", "snps,dwmac"; - reg = <0x0 0xc9410000 0x0 0x10000>, - <0x0 0xc8834540 0x0 0x8>; - interrupts = <0 8 1>; - interrupt-names = "macirq"; - clocks = <&clkc CLKID_ETH>, - <&clkc CLKID_FCLK_DIV2>, - <&clkc CLKID_MPLL2>; - clock-names = "stmmaceth", "clkin0", "clkin1"; - phy-mode = "rgmii"; - }; diff --git a/Documentation/devicetree/bindings/net/snps,dwmac.yaml b/Documentation/devicetree/bindings/net/snps,dwmac.yaml index 4377f511a51d..c78be15704b9 100644 --- a/Documentation/devicetree/bindings/net/snps,dwmac.yaml +++ b/Documentation/devicetree/bindings/net/snps,dwmac.yaml @@ -50,6 +50,11 @@ properties: - allwinner,sun8i-r40-emac - allwinner,sun8i-v3s-emac - allwinner,sun50i-a64-emac + - amlogic,meson6-dwmac + - amlogic,meson8b-dwmac + - amlogic,meson8m2-dwmac + - amlogic,meson-gxbb-dwmac + - amlogic,meson-axg-dwmac - snps,dwmac - snps,dwmac-3.50a - snps,dwmac-3.610 -- 2.22.0