Received: by 2002:a25:b794:0:0:0:0:0 with SMTP id n20csp4501680ybh; Tue, 6 Aug 2019 12:51:32 -0700 (PDT) X-Google-Smtp-Source: APXvYqxCWfdrSYzTJ98xYqcCuM1rZ/4JST84J/oaryWA24MhzCEel7lPgOrVSJ+03iupkp4z8YWi X-Received: by 2002:a17:902:9a07:: with SMTP id v7mr4782199plp.245.1565121092411; Tue, 06 Aug 2019 12:51:32 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1565121092; cv=none; d=google.com; s=arc-20160816; b=D+ntd1WzzRlxFeY7nsWYtTBKAFIE8rt7T2H5xQOnBp8cqJonZ6GGdQfT9QxL28u+KA fCNX/s/qhynmZgfTMWZculLVqSCUSsdQUGzcSPCwY1BYqHndNZNH7xNGVL7NBoLP6zTm nlMFhEWSg8mkfQ4xieM6v87i9ve2Ah2rpjRgPBxTUsceGf8TjlsBx9xcZXLDRvs2qUMI xrAUca3dpIiiMeGgr9609K5r49gT9Nb0kb9P0L8RVRiCxR83E8uWX/7W2Al/fvXb860p Yfwsex0gxVoWl/7Z/aVEPnDqlwktJf7YYZaCbpzfWSf92W5xbd5zIQ7bss/seKicj1yc N1Cw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:cc:to:subject:message-id:date:from :in-reply-to:references:mime-version:dkim-signature; bh=kGaKvQFsZgZRc0gqerogxzfGiThuXifNLB2OEC0cIoY=; b=gWoGR3mAF6Rqp08TXGsEO3Y+qKDob8zCCHG630dZkUIsA7hj3+l5MhE7qkP4P1WHrP QCoXEuvW5IcNlz1MhFH7DF5mNRMvSYit4am0CXgOiocxZp5unBEVdUSlxWmcr7lmou9T GF4sMmI6RgoDhwryIDUqJKmi+8KjyGlOmrApEFGHTLTBL/ug9YCaOeaOdzdUdog9vQ0Q bhw5eghe8SfwH2HOajX3AI8dwKptKIvwl8HpKZ6hpuzIwVv7pcd+qjKIfGRCQHLQ3NyM vUB9vfpxk6judG9xCvjqmRBTC5Xe+pAyf03wWZPZOcVWdawDxOzD7Oi5veScIyPw+tN1 a92w== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@google.com header.s=20161025 header.b=KcpdUETM; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=REJECT sp=REJECT dis=NONE) header.from=google.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id b21si45826621plz.21.2019.08.06.12.51.12; Tue, 06 Aug 2019 12:51:32 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@google.com header.s=20161025 header.b=KcpdUETM; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=REJECT sp=REJECT dis=NONE) header.from=google.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726085AbfHFTug (ORCPT + 99 others); Tue, 6 Aug 2019 15:50:36 -0400 Received: from mail-wr1-f65.google.com ([209.85.221.65]:35800 "EHLO mail-wr1-f65.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725906AbfHFTug (ORCPT ); Tue, 6 Aug 2019 15:50:36 -0400 Received: by mail-wr1-f65.google.com with SMTP id k2so3186974wrq.2 for ; Tue, 06 Aug 2019 12:50:34 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=20161025; h=mime-version:references:in-reply-to:from:date:message-id:subject:to :cc; bh=kGaKvQFsZgZRc0gqerogxzfGiThuXifNLB2OEC0cIoY=; b=KcpdUETMBYuJyx4JKxpCZkDiJd9PgHCJ+KVUsKbiK69I/uNOk1diB7NGlPKuUTgu03 5bvA0tDzp9uxmVSvU3Lv5Kpo7zoW4UH6UPRVZc6txr//tC1JsGtF6JpWd1zZHIskDlEb TiRFuGrOZGzTrirywRRsM6BJdkmLwC1GzPQDKM/xujPh5hjKsBo+NZHsVRyUVRK6xBU2 vJqGL0IWeQCMCKJQRh7DG0Ngjau29xL3YjVRvzBQoh73f4JOplrpPqhkR0G094ZbQUaY Grq5Qh03BfsG/86N1AeD7/6qVYclfLMGsRTp4j/jG1NhjPNzUa1Pc3kMLtmlv43w7HEU F9gw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:mime-version:references:in-reply-to:from:date :message-id:subject:to:cc; bh=kGaKvQFsZgZRc0gqerogxzfGiThuXifNLB2OEC0cIoY=; b=jbYRFhNUP9v+HEqeu7EdqcBoUQD0daLca2ARfX3cdZkIPIkH9Mf/a7qztPrTR2nQqQ nU2BELkdZsVZst6jBS7YECXSPwTGYAOkTqcOPcGokF0ZHqfMmsyf5mCzG96bs+N0czvD k390JHidrhiylVPFxf8yIWhORVoJblgQK/Fw7EhkcwtAkz9NWRI4mgEwcwTrxjtM+9C0 msccCIuPxPbxmTk/ZRS5Zl9tZKVMcVnJrMxOIsmvqPsMib1fOgkegUA9pH0fzUBXwWtT 04BCPOsbMwQaY3UWYN+xUWsb79oScjnUEgGhW1fZsNnGEsR+JPkiDi9LUA+c3hvlq0vi yrZw== X-Gm-Message-State: APjAAAUdjKBpQ2rbMZws9cm6y1OXTXNcF8gmkzvgd49QnME/rF5/eRi6 vlTPYTopEFUCuKFfpiJq6LHZzlhomVFKfaPmcCPC X-Received: by 2002:a5d:6650:: with SMTP id f16mr6385465wrw.89.1565121033666; Tue, 06 Aug 2019 12:50:33 -0700 (PDT) MIME-Version: 1.0 References: <20190628073425.25165-1-jianjun.wang@mediatek.com> <20190628073425.25165-3-jianjun.wang@mediatek.com> <1564385918.17211.6.camel@mhfsdcap03> <20190806162432.GA15498@e121166-lin.cambridge.arm.com> In-Reply-To: <20190806162432.GA15498@e121166-lin.cambridge.arm.com> From: Bjorn Helgaas Date: Tue, 6 Aug 2019 14:50:20 -0500 Message-ID: Subject: Re: [v2,2/2] PCI: mediatek: Add controller support for MT7629 To: Lorenzo Pieralisi Cc: Jianjun Wang , Ryder Lee , Rob Herring , Mark Rutland , Matthias Brugger , Linux PCI , linux-mediatek@lists.infradead.org, devicetree@vger.kernel.org, Linux Kernel Mailing List , linux-arm , youlin.pei@mediatek.com Content-Type: text/plain; charset="UTF-8" Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Tue, Aug 6, 2019 at 11:24 AM Lorenzo Pieralisi wrote: > > [trim the CC list please to keep only required maintainers] > > On Mon, Jul 29, 2019 at 03:38:38PM +0800, Jianjun Wang wrote: > > On Fri, 2019-06-28 at 15:34 +0800, Jianjun Wang wrote: > > > MT7629 is an ARM platform SoC which has the same PCIe IP with MT7622. > > > > > > The HW default value of its Device ID is invalid, fix its Device ID to > > > match the hardware implementation. > > > > > > Acked-by: Ryder Lee > > > Signed-off-by: Jianjun Wang > > > --- > > > drivers/pci/controller/pcie-mediatek.c | 18 ++++++++++++++++++ > > > include/linux/pci_ids.h | 1 + > > > 2 files changed, 19 insertions(+) > > > > > > diff --git a/drivers/pci/controller/pcie-mediatek.c b/drivers/pci/controller/pcie-mediatek.c > > > index 80601e1b939e..e5e6740b635d 100644 > > > --- a/drivers/pci/controller/pcie-mediatek.c > > > +++ b/drivers/pci/controller/pcie-mediatek.c > > > @@ -73,6 +73,7 @@ > > > #define PCIE_MSI_VECTOR 0x0c0 > > > > > > #define PCIE_CONF_VEND_ID 0x100 > > > +#define PCIE_CONF_DEVICE_ID 0x102 > > > #define PCIE_CONF_CLASS_ID 0x106 > > > > > > #define PCIE_INT_MASK 0x420 > > > @@ -141,12 +142,16 @@ struct mtk_pcie_port; > > > /** > > > * struct mtk_pcie_soc - differentiate between host generations > > > * @need_fix_class_id: whether this host's class ID needed to be fixed or not > > > + * @need_fix_device_id: whether this host's Device ID needed to be fixed or not > > > + * @device_id: Device ID which this host need to be fixed > > > * @ops: pointer to configuration access functions > > > * @startup: pointer to controller setting functions > > > * @setup_irq: pointer to initialize IRQ functions > > > */ > > > struct mtk_pcie_soc { > > > bool need_fix_class_id; > > > + bool need_fix_device_id; > > > + unsigned int device_id; > > > struct pci_ops *ops; > > > int (*startup)(struct mtk_pcie_port *port); > > > int (*setup_irq)(struct mtk_pcie_port *port, struct device_node *node); > > > @@ -696,6 +701,9 @@ static int mtk_pcie_startup_port_v2(struct mtk_pcie_port *port) > > > writew(val, port->base + PCIE_CONF_CLASS_ID); > > > } > > > > > > + if (soc->need_fix_device_id) > > > + writew(soc->device_id, port->base + PCIE_CONF_DEVICE_ID); > > > + > > > /* 100ms timeout value should be enough for Gen1/2 training */ > > > err = readl_poll_timeout(port->base + PCIE_LINK_STATUS_V2, val, > > > !!(val & PCIE_PORT_LINKUP_V2), 20, > > > @@ -1216,11 +1224,21 @@ static const struct mtk_pcie_soc mtk_pcie_soc_mt7622 = { > > > .setup_irq = mtk_pcie_setup_irq, > > > }; > > > > > > +static const struct mtk_pcie_soc mtk_pcie_soc_mt7629 = { > > > + .need_fix_class_id = true, > > > + .need_fix_device_id = true, > > > + .device_id = PCI_DEVICE_ID_MEDIATEK_7629, > > > + .ops = &mtk_pcie_ops_v2, > > > + .startup = mtk_pcie_startup_port_v2, > > > + .setup_irq = mtk_pcie_setup_irq, > > > +}; > > > + > > > static const struct of_device_id mtk_pcie_ids[] = { > > > { .compatible = "mediatek,mt2701-pcie", .data = &mtk_pcie_soc_v1 }, > > > { .compatible = "mediatek,mt7623-pcie", .data = &mtk_pcie_soc_v1 }, > > > { .compatible = "mediatek,mt2712-pcie", .data = &mtk_pcie_soc_mt2712 }, > > > { .compatible = "mediatek,mt7622-pcie", .data = &mtk_pcie_soc_mt7622 }, > > > + { .compatible = "mediatek,mt7629-pcie", .data = &mtk_pcie_soc_mt7629 }, > > > {}, > > > }; > > > > > > diff --git a/include/linux/pci_ids.h b/include/linux/pci_ids.h > > > index 70e86148cb1e..aa32962759b2 100644 > > > --- a/include/linux/pci_ids.h > > > +++ b/include/linux/pci_ids.h > > > @@ -2131,6 +2131,7 @@ > > > #define PCI_VENDOR_ID_MYRICOM 0x14c1 > > > > > > #define PCI_VENDOR_ID_MEDIATEK 0x14c3 > > > +#define PCI_DEVICE_ID_MEDIATEK_7629 0x7629 > > > > > > #define PCI_VENDOR_ID_TITAN 0x14D2 > > > #define PCI_DEVICE_ID_TITAN_010L 0x8001 > > > > Hi Bjorn & Lorenzo, > > > > Is this patch ok or is there anything I need to fixed? > > The commit log need to be fixed and I will do it, the code if > Bjorn is OK with it I can merge it. Sure, I'm fine with this. I don't think there's a need to add PCI_DEVICE_ID_MEDIATEK_7629, since it's only used in one place, but I'm fine with the code.