Received: by 2002:a25:b794:0:0:0:0:0 with SMTP id n20csp7474202ybh; Thu, 8 Aug 2019 16:49:15 -0700 (PDT) X-Google-Smtp-Source: APXvYqxBaJZgn1e4QqV3U2Gy9aJIwzRTSWqKRKyNao2QvyiVHWGYMP6ER7wB38wKxSIxL/09+HHt X-Received: by 2002:a65:60d3:: with SMTP id r19mr15099294pgv.91.1565308155232; Thu, 08 Aug 2019 16:49:15 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1565308155; cv=none; d=google.com; s=arc-20160816; b=dyovdc8+ZsylqnhG/WjVuYgkI6UZVdHam7cf+4fC4iN1KSxjePcH1vhqRf+pE7mBEF vM9fFq9a4mcpi1f2TOHPOdo/2OCCsZ3APSPcTPes8Z1NE56b84f5PTo5u3y9YJXw/rWc wzOp6V3PYUj0XYOwbRvfoj+xcfNfWGhZOMoYXihkSvy2BQxaTFt2+93kuNliONkcgaKF 01Fji3WbYvoVMU/5Gz5s/Eq7kZNOgH8ZHDipns70MIuzC3MxWmE3B2SFwtJ9eUn7wgDk tS/Rf397PEZSHXoUB9vCZWyarbDse32GsF9Ki2lz7hNBDwPXrdMpyNMEREpKlKlW/zt4 JSWA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:dkim-signature:mime-version:references :in-reply-to:message-id:date:subject:cc:to:from; bh=2GvhhOatfsM2bYQzuVGHbcx4hR8oEy2cTWpoIl1r38Y=; b=jwv+v2d5bEo1MWT0tjf5vwQiVSfv/Kw7KZ2L8kpzdd2K4kvY6EJ3cuC7C6sPQEEAeF 5xNfHrTrnlT2mUfGNohI+ap/wpaOjf1B8x5+a9iVVZKgg9fUQ9uItnWUaOISGty+qvaN lDZhLG1rZGZKWMcPpjiB+vWmbZo5ShbpdM6etRbEEKQMcq/yjVTHtK43TEijMwwmTpGK BQivgpD5Zce5S0KKloKErSFlyNSKzB4omjjL4P0fmvlZUu0UKQDdXFMBMpdAVlvSvOxg 1neMUFbriyQw59Z/1by3qZxTE2FsKl/Vj4MUgzTW6Wmh60kSKboeMWqeSU5K/eVWaGiD mgDg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=J4Twzd2Q; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id o3si53827372pld.102.2019.08.08.16.49.00; Thu, 08 Aug 2019 16:49:15 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=J4Twzd2Q; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2405207AbfHHXsA (ORCPT + 99 others); Thu, 8 Aug 2019 19:48:00 -0400 Received: from hqemgate15.nvidia.com ([216.228.121.64]:12787 "EHLO hqemgate15.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S2404934AbfHHXrH (ORCPT ); Thu, 8 Aug 2019 19:47:07 -0400 Received: from hqpgpgate102.nvidia.com (Not Verified[216.228.121.13]) by hqemgate15.nvidia.com (using TLS: TLSv1.2, DES-CBC3-SHA) id ; Thu, 08 Aug 2019 16:47:15 -0700 Received: from hqmail.nvidia.com ([172.20.161.6]) by hqpgpgate102.nvidia.com (PGP Universal service); Thu, 08 Aug 2019 16:47:05 -0700 X-PGP-Universal: processed; by hqpgpgate102.nvidia.com on Thu, 08 Aug 2019 16:47:05 -0700 Received: from HQMAIL111.nvidia.com (172.20.187.18) by HQMAIL104.nvidia.com (172.18.146.11) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Thu, 8 Aug 2019 23:47:05 +0000 Received: from hqnvemgw01.nvidia.com (172.20.150.20) by HQMAIL111.nvidia.com (172.20.187.18) with Microsoft SMTP Server (TLS) id 15.0.1473.3 via Frontend Transport; Thu, 8 Aug 2019 23:47:05 +0000 Received: from skomatineni-linux.nvidia.com (Not Verified[10.110.103.110]) by hqnvemgw01.nvidia.com with Trustwave SEG (v7,5,8,10121) id ; Thu, 08 Aug 2019 16:47:04 -0700 From: Sowjanya Komatineni To: , , , , , , , CC: , , , , , , , , , , , , , , , , , , Subject: [PATCH v8 15/21] soc/tegra: pmc: Allow to support more tegras wake Date: Thu, 8 Aug 2019 16:46:54 -0700 Message-ID: <1565308020-31952-16-git-send-email-skomatineni@nvidia.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1565308020-31952-1-git-send-email-skomatineni@nvidia.com> References: <1565308020-31952-1-git-send-email-skomatineni@nvidia.com> X-NVConfidentiality: public MIME-Version: 1.0 Content-Type: text/plain DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1; t=1565308036; bh=2GvhhOatfsM2bYQzuVGHbcx4hR8oEy2cTWpoIl1r38Y=; h=X-PGP-Universal:From:To:CC:Subject:Date:Message-ID:X-Mailer: In-Reply-To:References:X-NVConfidentiality:MIME-Version: Content-Type; b=J4Twzd2QVV3lpozu6gRuRNou/oJHlIIqtfO7u9nJf3uZIzJAdTZvFq3YOA1UfUNJM VMZAZMy6yWrGurDe1Zd4b/kEK+ELi+uup4HAuzrqn0Y3F6IqDutPnIin3y+CH2JwNA jPYMWBliXb2hFT+fzbRxmQHujk5U5sj+LiNwxfBzKuPltNNcECX/pvL6NNLvlpvjdl r5dQFdbPLQ6yk0/OqXr5BCHvVPfr+8omW8t2w0Gho5dkDeV4FiHpkG/kECu1GtPdYZ yL9CzhrbdBR2jtAOSnBe6R8p5CdwlIfa7bfYuxjzoxnP1+I+j1iye4Z9zWUT80pZpg ZPz0UPdndYzJQ== Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This patch allows to create separate irq_set_wake and irq_set_type implementations for different tegra designs PMC that has different wake models which require difference wake registers and different programming sequence. AOWAKE model support is available for Tegra186 and Tegra194 only and it resides within PMC and supports tiered wake architecture. Tegra210 and prior tegra designs uses PMC directly to receive wake events and coordinate the wake sequence. Signed-off-by: Sowjanya Komatineni --- drivers/soc/tegra/pmc.c | 12 ++++++++---- 1 file changed, 8 insertions(+), 4 deletions(-) diff --git a/drivers/soc/tegra/pmc.c b/drivers/soc/tegra/pmc.c index 9f9c1c677cf4..91c84d0e66ae 100644 --- a/drivers/soc/tegra/pmc.c +++ b/drivers/soc/tegra/pmc.c @@ -226,6 +226,8 @@ struct tegra_pmc_soc { void (*setup_irq_polarity)(struct tegra_pmc *pmc, struct device_node *np, bool invert); + int (*irq_set_wake)(struct irq_data *data, unsigned int on); + int (*irq_set_type)(struct irq_data *data, unsigned int type); const char * const *reset_sources; unsigned int num_reset_sources; @@ -1920,7 +1922,7 @@ static const struct irq_domain_ops tegra_pmc_irq_domain_ops = { .alloc = tegra_pmc_irq_alloc, }; -static int tegra_pmc_irq_set_wake(struct irq_data *data, unsigned int on) +static int tegra186_pmc_irq_set_wake(struct irq_data *data, unsigned int on) { struct tegra_pmc *pmc = irq_data_get_irq_chip_data(data); unsigned int offset, bit; @@ -1952,7 +1954,7 @@ static int tegra_pmc_irq_set_wake(struct irq_data *data, unsigned int on) return 0; } -static int tegra_pmc_irq_set_type(struct irq_data *data, unsigned int type) +static int tegra186_pmc_irq_set_type(struct irq_data *data, unsigned int type) { struct tegra_pmc *pmc = irq_data_get_irq_chip_data(data); u32 value; @@ -2006,8 +2008,8 @@ static int tegra_pmc_irq_init(struct tegra_pmc *pmc) pmc->irq.irq_unmask = irq_chip_unmask_parent; pmc->irq.irq_eoi = irq_chip_eoi_parent; pmc->irq.irq_set_affinity = irq_chip_set_affinity_parent; - pmc->irq.irq_set_type = tegra_pmc_irq_set_type; - pmc->irq.irq_set_wake = tegra_pmc_irq_set_wake; + pmc->irq.irq_set_type = pmc->soc->irq_set_type; + pmc->irq.irq_set_wake = pmc->soc->irq_set_wake; pmc->domain = irq_domain_add_hierarchy(parent, 0, 96, pmc->dev->of_node, &tegra_pmc_irq_domain_ops, pmc); @@ -2680,6 +2682,8 @@ static const struct tegra_pmc_soc tegra186_pmc_soc = { .regs = &tegra186_pmc_regs, .init = NULL, .setup_irq_polarity = tegra186_pmc_setup_irq_polarity, + .irq_set_wake = tegra186_pmc_irq_set_wake, + .irq_set_type = tegra186_pmc_irq_set_type, .reset_sources = tegra186_reset_sources, .num_reset_sources = ARRAY_SIZE(tegra186_reset_sources), .reset_levels = tegra186_reset_levels, -- 2.7.4