Received: by 2002:a25:8b12:0:0:0:0:0 with SMTP id i18csp339962ybl; Fri, 9 Aug 2019 06:49:58 -0700 (PDT) X-Google-Smtp-Source: APXvYqxJWU78RIegNmjxGxTqaYGRsYHga1jSe0XTHl9WAnrlSojuKaH/nzMimPWZlyvIJQV/ahaj X-Received: by 2002:a17:902:e282:: with SMTP id cf2mr19343054plb.301.1565358598862; Fri, 09 Aug 2019 06:49:58 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1565358598; cv=none; d=google.com; s=arc-20160816; b=MGmvQCti06PDwhIRk7orpnefD8r4xLg2P9e3IsqaoNM8NAxFLxNaZcDRyyFSLggkct FO0NQff+ExAU9hr0g3mfPPeJhrGCzpZxHS0JPEQwEbcmkga/28q27iT/O2Ek9Bxbuo6r yyt9DyQf7EFwYfEndxIJ9sEiVdIWI3ye9HiOEntEpqwk3Ef1gjjMmUMRTu7MW095t3vg hBVhB6iGelVa5gFHgynl9jjZAbK+v9tBSlnDQQmeQ8Q8JIFY/vAQ3701MsogW2hvTPAP MqOSMROqXgPQh8uztHKOYvrOIazv+KA5+MFuNWhhl1kZe/h8bXvYOQGlnq9H1SU/wEf3 14WA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :user-agent:references:in-reply-to:message-id:date:subject:cc:to :from:dkim-signature; bh=uSRo/50qMpvQ2TkZlVghOp+VqKnktcNzfORA0e12CME=; b=shnU3ALDDXmGJ4l7uxjvhdoEXKzfTHNaYDu8cqkJw33aIwoMhStH0GrBRPXctL86tG M40OyBi8CqfCUExOJROj8kkNXzuwjvGdlyz52dYH4H37UmeGQH1VsdycvWZcYgEGYaCp uD6gg1hyoNiBZVndbJ/Af2fDtTaIO3YO6qTi7xy0fDPCI/dNF+qrrOUkmcnM6h6NKF6F BJzLfoh21Qe9zje/BbKdTAVSf3Bq2yX2uJDqMOi2sUS2i/Enk0fDWXMN0H2DA0NfHBD8 //A+1Lad/gGTx2pr35V3Hru9Dar15nZhrT5GoOEV+9Gl2uT8RVHbnOpmleD9GVlGEiQT xjwA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@kernel.org header.s=default header.b="OOxkfa/m"; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id h68si51197233plb.281.2019.08.09.06.49.43; Fri, 09 Aug 2019 06:49:58 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=default header.b="OOxkfa/m"; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2407100AbfHINsc (ORCPT + 99 others); Fri, 9 Aug 2019 09:48:32 -0400 Received: from mail.kernel.org ([198.145.29.99]:37560 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S2407262AbfHINrc (ORCPT ); Fri, 9 Aug 2019 09:47:32 -0400 Received: from localhost (83-86-89-107.cable.dynamic.v4.ziggo.nl [83.86.89.107]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPSA id A263821783; Fri, 9 Aug 2019 13:47:30 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=default; t=1565358451; bh=DRrNaQE8bB20GDFUYchsc3cTbYAGQ0SQNFxLbULFpOw=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=OOxkfa/mseT1OogJlXtIUo+RL4WBZfQrcKiH3lBPjivCMo9veVOQtXvcNXYNGCrQq nc8hKkVWB5hG2wEvcHQJnDSUlD6F0LjQWM1fPccVVr6cMpp5WjSt9YqYUHwilBAJk7 1G/sCnbhSd1VVPsPB+k2S1FdFNeAcKTNKZpIcIbc= From: Greg Kroah-Hartman To: linux-kernel@vger.kernel.org Cc: Greg Kroah-Hartman , stable@vger.kernel.org, Ben Hutchings Subject: [PATCH 4.9 28/32] x86: cpufeatures: Sort feature word 7 Date: Fri, 9 Aug 2019 15:45:31 +0200 Message-Id: <20190809133923.834933284@linuxfoundation.org> X-Mailer: git-send-email 2.22.0 In-Reply-To: <20190809133922.945349906@linuxfoundation.org> References: <20190809133922.945349906@linuxfoundation.org> User-Agent: quilt/0.66 MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Ben Hutchings This will make it clearer which bits are allocated, in case we need to assign more feature bits for later backports. Signed-off-by: Ben Hutchings Signed-off-by: Greg Kroah-Hartman --- arch/x86/include/asm/cpufeatures.h | 4 +--- 1 file changed, 1 insertion(+), 3 deletions(-) --- a/arch/x86/include/asm/cpufeatures.h +++ b/arch/x86/include/asm/cpufeatures.h @@ -201,9 +201,6 @@ #define X86_FEATURE_RSB_CTXSW ( 7*32+19) /* "" Fill RSB on context switches */ -/* Because the ALTERNATIVE scheme is for members of the X86_FEATURE club... */ -#define X86_FEATURE_KAISER ( 7*32+31) /* CONFIG_PAGE_TABLE_ISOLATION w/o nokaiser */ - #define X86_FEATURE_USE_IBPB ( 7*32+21) /* "" Indirect Branch Prediction Barrier enabled */ #define X86_FEATURE_USE_IBRS_FW ( 7*32+22) /* "" Use IBRS during runtime firmware calls */ #define X86_FEATURE_SPEC_STORE_BYPASS_DISABLE ( 7*32+23) /* "" Disable Speculative Store Bypass. */ @@ -214,6 +211,7 @@ #define X86_FEATURE_ZEN ( 7*32+28) /* "" CPU is AMD family 0x17 (Zen) */ #define X86_FEATURE_L1TF_PTEINV ( 7*32+29) /* "" L1TF workaround PTE inversion */ #define X86_FEATURE_IBRS_ENHANCED ( 7*32+30) /* Enhanced IBRS */ +#define X86_FEATURE_KAISER ( 7*32+31) /* CONFIG_PAGE_TABLE_ISOLATION w/o nokaiser */ /* Virtualization flags: Linux defined, word 8 */ #define X86_FEATURE_TPR_SHADOW ( 8*32+ 0) /* Intel TPR Shadow */