Received: by 2002:a25:8b12:0:0:0:0:0 with SMTP id i18csp3669337ybl; Mon, 12 Aug 2019 04:30:51 -0700 (PDT) X-Google-Smtp-Source: APXvYqz9+0CWm5zrJQyalHwBxb51aTwWA0kbgOz2qyRjVbwd6pXCptdTt7klNShhve4gFogTGMg6 X-Received: by 2002:a17:902:5a2:: with SMTP id f31mr31628652plf.72.1565609451603; Mon, 12 Aug 2019 04:30:51 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1565609451; cv=none; d=google.com; s=arc-20160816; b=Di1XLNnuF+tG5oBC4CpQu1LiNw2MNMlFbmoysgGdalDxssms1nTscsyH+4O7aiPHzI ihM3Dkl/ss7VWeKt6n42WvY3J2rqD2l5k/hQNs79PqXAz9BPEvB9J03AXJBohdlt56ct NgT6AVoMfnnkOvMbOrhlbdNotPLBxJ7rC8v6PD58JmXLpZ0e4pGiImqQhColsEnc+a2A ylCDk1V+qSIixFAZZPMWXiXyG6JoEFpK0nhxuqFauKaB0I6ICMNbt7j5NgUIk/NCZngp SghyVg72SczIDWI9K9SXOIeGF3PAPYajCcW8xcqgbV/KI13zoX5Ia/aSK6DCVLWMrvCY 8JJg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:dkim-signature:mime-version:references :in-reply-to:message-id:date:subject:cc:to:from; bh=huLMVik//9qsikbuYQ83aaymQqzGDhNZnc5EnNtdXjw=; b=0vUr1K78Ys4m2No/pSGU2rQEAH3Vp7yr7jCf4eUN6pYK1i6hPsitDN6BJVPJC/yNQO Q7SIHjcHMCUn6QzRtknM+zsIuM6nsTdd97gEKclAiWDHudy3qzdcZrmdipUQANrs07Pj Ijh+HU5vZDuCfsB2Ws0wJhAfkWU6vTwGF0Cfcovv5Wwd3cbamYFR25frtYGb0YdWS52V lsjh2TqeM4VuuRw3RaNKlZMNUE6QNqXKUF+fQvmdgv869lq6xMBx/UdW9hx8zXbEAMry YELfbUXPVYI8fSWrsr6jaRB1rU+n6iZCW9aYI1rznNdSU3F9dpNWKjJQd6yVzBvQNZ0H UCTQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=OtuO+ZUL; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id i69si21264543pgd.184.2019.08.12.04.30.35; Mon, 12 Aug 2019 04:30:51 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=OtuO+ZUL; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728331AbfHLL2m (ORCPT + 99 others); Mon, 12 Aug 2019 07:28:42 -0400 Received: from hqemgate14.nvidia.com ([216.228.121.143]:4762 "EHLO hqemgate14.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1728199AbfHLL2l (ORCPT ); Mon, 12 Aug 2019 07:28:41 -0400 Received: from hqpgpgate102.nvidia.com (Not Verified[216.228.121.13]) by hqemgate14.nvidia.com (using TLS: TLSv1.2, DES-CBC3-SHA) id ; Mon, 12 Aug 2019 04:28:42 -0700 Received: from hqmail.nvidia.com ([172.20.161.6]) by hqpgpgate102.nvidia.com (PGP Universal service); Mon, 12 Aug 2019 04:28:40 -0700 X-PGP-Universal: processed; by hqpgpgate102.nvidia.com on Mon, 12 Aug 2019 04:28:40 -0700 Received: from HQMAIL110.nvidia.com (172.18.146.15) by HQMAIL107.nvidia.com (172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Mon, 12 Aug 2019 11:28:40 +0000 Received: from HQMAIL107.nvidia.com (172.20.187.13) by hqmail110.nvidia.com (172.18.146.15) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Mon, 12 Aug 2019 11:28:40 +0000 Received: from hqnvemgw02.nvidia.com (172.16.227.111) by HQMAIL107.nvidia.com (172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1473.3 via Frontend Transport; Mon, 12 Aug 2019 11:28:39 +0000 Received: from kyarlagadda-linux.nvidia.com (Not Verified[10.19.64.169]) by hqnvemgw02.nvidia.com with Trustwave SEG (v7,5,8,10121) id ; Mon, 12 Aug 2019 04:28:39 -0700 From: Krishna Yarlagadda To: , , , , , , CC: , , , , Andreas Abel , Krishna Yarlagadda Subject: [PATCH 01/14] serial: tegra: add internal loopback functionality Date: Mon, 12 Aug 2019 16:58:10 +0530 Message-ID: <1565609303-27000-2-git-send-email-kyarlagadda@nvidia.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1565609303-27000-1-git-send-email-kyarlagadda@nvidia.com> References: <1565609303-27000-1-git-send-email-kyarlagadda@nvidia.com> X-NVConfidentiality: public MIME-Version: 1.0 Content-Type: text/plain DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1; t=1565609322; bh=huLMVik//9qsikbuYQ83aaymQqzGDhNZnc5EnNtdXjw=; h=X-PGP-Universal:From:To:CC:Subject:Date:Message-ID:X-Mailer: In-Reply-To:References:X-NVConfidentiality:MIME-Version: Content-Type; b=OtuO+ZULaOBbQ1R3eRvbouxEbxYWMGsWzErnvLjigerBB0R6J8rcXoEUUntPLsyee XCrU6gpgBOYEMptPl7vUkPheRYJ8xfpZcl+1IQ6T0qZrbYtxsqgBtqcnrvYLZgR19o Gq1/RKkFiQv6qnAOr8yA1N4oyj1WsKGWq4SAFdavdoOI/jlcBuhLjtd+Bnu5DUVLbV rij1vA6Y3DrceRbshpQkb+BZ5p8A3SbBq/PCFtzEbiExf2ZFhFg40T29HABQYQxoOx Yu2EONAoXw+tFnot5Uk98mlsAduss1NsaExQiVnopyBnAJeZmoL0DqcAImHBNsAi7C Ar5wNdRmMgeCQ== Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Andreas Abel Add the internal loopback functionality that can be enabled with TIOCM_LOOP. Signed-off-by: Andreas Abel Signed-off-by: Krishna Yarlagadda --- drivers/tty/serial/serial-tegra.c | 26 ++++++++++++++++++++++---- 1 file changed, 22 insertions(+), 4 deletions(-) diff --git a/drivers/tty/serial/serial-tegra.c b/drivers/tty/serial/serial-tegra.c index d5269aa..19f4c24 100644 --- a/drivers/tty/serial/serial-tegra.c +++ b/drivers/tty/serial/serial-tegra.c @@ -4,7 +4,7 @@ * * High-speed serial driver for NVIDIA Tegra SoCs * - * Copyright (c) 2012-2013, NVIDIA CORPORATION. All rights reserved. + * Copyright (c) 2012-2019, NVIDIA CORPORATION. All rights reserved. * * Author: Laxman Dewangan */ @@ -192,16 +192,34 @@ static void set_dtr(struct tegra_uart_port *tup, bool active) } } +static void set_loopbk(struct tegra_uart_port *tup, bool active) +{ + unsigned long mcr = tup->mcr_shadow; + + if (active) + mcr |= UART_MCR_LOOP; + else + mcr &= ~UART_MCR_LOOP; + + if (mcr != tup->mcr_shadow) { + tegra_uart_write(tup, mcr, UART_MCR); + tup->mcr_shadow = mcr; + } +} + static void tegra_uart_set_mctrl(struct uart_port *u, unsigned int mctrl) { struct tegra_uart_port *tup = to_tegra_uport(u); - int dtr_enable; + int enable; tup->rts_active = !!(mctrl & TIOCM_RTS); set_rts(tup, tup->rts_active); - dtr_enable = !!(mctrl & TIOCM_DTR); - set_dtr(tup, dtr_enable); + enable = !!(mctrl & TIOCM_DTR); + set_dtr(tup, enable); + + enable = !!(mctrl & TIOCM_LOOP); + set_loopbk(tup, enable); } static void tegra_uart_break_ctl(struct uart_port *u, int break_ctl) -- 2.7.4