Received: by 2002:a25:8b12:0:0:0:0:0 with SMTP id i18csp198864ybl; Tue, 13 Aug 2019 18:53:57 -0700 (PDT) X-Google-Smtp-Source: APXvYqx/+48XW4Vyt0G9FLYAobU4yvpfVJ/GaSB4EYQ6wYz50SW914O0ihEvoaK+0GipXz2lYUKP X-Received: by 2002:a17:90a:358a:: with SMTP id r10mr4973617pjb.30.1565747637702; Tue, 13 Aug 2019 18:53:57 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1565747637; cv=none; d=google.com; s=arc-20160816; b=c0HpT3WiZmMs4Fn/TkLYYhYrj1fs5MCse+g/hZSUbcMc3NRkJn8VraRgi5jgCQYSSX lDQ5l3D+eeXBXzb5cong9KHHYEy2M02ivbuP/bVJ22HQiklp85sNbHL6WrFem0blOf8W nFVNMqlyMDa5D2f0D4f2e7raM7nCu1pOiDbgZfVSt4Ndcys18OPWP5e+uhOt1zeRSM9u vDZG+l77qfXfwsurAsl1VlAWxG5lfWDFKRVUG+6J4QAUOcQZ1aqlWVrXwt5ms+YqT3Wn hoRzXih6JovBqdi3XVeXDKt9hqoJ3ieK/sR1m9Dt1hlvOARtwE5sI3i5bR1fFUt77uSy fPpA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:cc:to:subject :message-id:date:from:in-reply-to:references:mime-version :dkim-signature; bh=bENj68yNPvoXsCnAgd0SA0efIreQ33qie/1p2j9abDg=; b=m7F5XUWIywu6dIrMwOyTfV8DmxS1SNWo4dhqAeT0fGlI1x5Z3aTGWAj9GxlNYBtFbK ahU3/k9+euMuSasMHAhxbIN1BVF0rfsYCAV5zQQ+H4JI3tqYNbKOQpArb19yAEERIqXz DT3J8+cVVCgBZPjuwFy9Bb7Y1OEREPHJ1Vmb5G/pVBbq3P09Zd1NfjMXp20QHh7VCjRH NpYL0o04HwmAUBniFtXX3daJr09/8LbDDhcqleOpO7Ub+tYlMW9HsehkzVeIGPmESf37 Xm99dZJpFUK+8LvH1v3dsMRZJmOvEdsrWFccgP0f30BzWIne7KLelUrofi4d9umgs/Pk aFPw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=rTYPz9ai; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id ce18si1979556pjb.70.2019.08.13.18.53.41; Tue, 13 Aug 2019 18:53:57 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=rTYPz9ai; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726990AbfHNBvq (ORCPT + 99 others); Tue, 13 Aug 2019 21:51:46 -0400 Received: from mail-ot1-f67.google.com ([209.85.210.67]:41769 "EHLO mail-ot1-f67.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726825AbfHNBvq (ORCPT ); Tue, 13 Aug 2019 21:51:46 -0400 Received: by mail-ot1-f67.google.com with SMTP id o101so25823629ota.8 for ; Tue, 13 Aug 2019 18:51:45 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=mime-version:references:in-reply-to:from:date:message-id:subject:to :cc:content-transfer-encoding; bh=bENj68yNPvoXsCnAgd0SA0efIreQ33qie/1p2j9abDg=; b=rTYPz9aiyiidUY/wAQbPCUip4SOPtdrK9Ku+oOnr9N9FsdTW6VdYimGXnVisYjzVer 9cQiEiFf14ohMexdIV+HWyVrpp37h0lxU3Bttwng4fhiFLlUHYlAf0EWXgJdGzcOd+2t KB3FmbtCIOawjudrbos/m/GpBE87qI7cjyKhEIwbMjnQPhmj02Ga2WkXnbY0/6G5Hiab lg6yKfu7gFpaid7vb5rwXO2sC2VpyanqNlKNNYC8jpGiuHM8mS7uDH572n6RcL6fHY8L n1jl5rhgcXFhRoqpt+Twpxlsq0zHMJTMNEXZZB7e7m8w3noD5QXvWAdPgVrmgBnVhdpW KopQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:mime-version:references:in-reply-to:from:date :message-id:subject:to:cc:content-transfer-encoding; bh=bENj68yNPvoXsCnAgd0SA0efIreQ33qie/1p2j9abDg=; b=Lf3G6t3ZTx20TWag6L0BYexAsCreq73dynnKPZpT5JevE1CKocUTa9P7Q3n+yldfph o2pVNL6aDrtKeOAQqIOtG6oDegYNK0X+hrr5bk0cg144Ty/+kiBpFtBr6QPkNU8A6WqK 3ObtSMVXJ5YQtbBM1IVBgHSMgsUKKYtLnvSU8HPXoOivD8Ka78kJZNZ9sgtFCOxADhiQ RGL3aGTZoS3IPWxVAWXyMQQ5gZPb4t3Too4UMtg6IQj/fZzT8w2udxeCXqo60XYUudek 458NFcUP5MtkFZaBoKe4E6x0M5U+7LvVhV5galsHK3EUvKf9eOC7qd+9msTcwZR69XeQ 0q/w== X-Gm-Message-State: APjAAAUAWH7LTfDtIDvifrwdDsuYzK9hCb/ml4hSX3QwICW1RMNK6g/h B+fumv3hLfvLGZ7wYEyTznZH+AQvacYj2NOqBd/bDg== X-Received: by 2002:a9d:5c0c:: with SMTP id o12mr24720737otk.145.1565747505094; Tue, 13 Aug 2019 18:51:45 -0700 (PDT) MIME-Version: 1.0 References: <20190813141256.jnbrfld42rtigek3@pengutronix.de> In-Reply-To: <20190813141256.jnbrfld42rtigek3@pengutronix.de> From: Baolin Wang Date: Wed, 14 Aug 2019 09:51:34 +0800 Message-ID: Subject: Re: [PATCH v2 1/2] dt-bindings: pwm: sprd: Add Spreadtrum PWM documentation To: =?UTF-8?Q?Uwe_Kleine=2DK=C3=B6nig?= Cc: Thierry Reding , Rob Herring , Mark Rutland , Orson Zhai , Chunyan Zhang , Vincent Guittot , linux-pwm@vger.kernel.org, DTML , LKML Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: quoted-printable Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi Uwe, On Tue, 13 Aug 2019 at 22:13, Uwe Kleine-K=C3=B6nig wrote: > > On Tue, Aug 13, 2019 at 09:46:40PM +0800, Baolin Wang wrote: > > Add Spreadtrum PWM controller documentation. > > > > Signed-off-by: Baolin Wang > > --- > > Changes from v1: > > - Use assigned-clock-parents and assigned-clocks to set PWM clock pare= nt. > > --- > > Documentation/devicetree/bindings/pwm/pwm-sprd.txt | 38 ++++++++++++= ++++++++ > > 1 file changed, 38 insertions(+) > > create mode 100644 Documentation/devicetree/bindings/pwm/pwm-sprd.txt > > > > diff --git a/Documentation/devicetree/bindings/pwm/pwm-sprd.txt b/Docum= entation/devicetree/bindings/pwm/pwm-sprd.txt > > new file mode 100644 > > index 0000000..e6cf312 > > --- /dev/null > > +++ b/Documentation/devicetree/bindings/pwm/pwm-sprd.txt > > @@ -0,0 +1,38 @@ > > +Spreadtrum PWM controller > > + > > +Spreadtrum SoCs PWM controller provides 4 PWM channels. > > + > > +Required porperties: > > s/porperties/properties/ Sorry for typos, will fix in next version. > > > +- compatible : Should be "sprd,ums512-pwm". > > +- reg: Physical base address and length of the controller's registers. > > +- clocks: The phandle and specifier referencing the controller's clock= s. > > +- clock-names: Should contain following entries: > > + "pwmn": used to derive the functional clock for PWM channel n (n ran= ge: 0 ~ 3). > > + "enablen": for PWM channel n enable clock (n range: 0 ~ 3). > > +- assigned-clocks: Reference to the PWM clock entroes. > > s/entroes/entries/ Sure. > > > +- assigned-clock-parents: The phandle of the parent clock of PWM clock= . > > I'm not sure you need to point out assigned-clocks and > assigned-clock-parents as this is general clk stuff. Also I wonder if > these should be "required properties". I think I should describe any properties used by PWM node, like 'clocks' and 'clock-names' properties, though they are common clock properties. Yes, they are required. Thanks for your comments. --=20 Baolin Wang Best Regards