Received: by 2002:a25:8b12:0:0:0:0:0 with SMTP id i18csp639119ybl; Wed, 14 Aug 2019 03:45:59 -0700 (PDT) X-Google-Smtp-Source: APXvYqxmZLT0LzFHSCkj3ECVPuQ4Z3oNuD4CxzCWrz19hmlKN2RDmnxV0uDqHBRgs5gTM2Byb57C X-Received: by 2002:a63:5f01:: with SMTP id t1mr11617210pgb.200.1565779559410; Wed, 14 Aug 2019 03:45:59 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1565779559; cv=none; d=google.com; s=arc-20160816; b=HaCDJZYxdo/qLciZN3fCtW4waIFhPB4U2mNMSlFWbp+gSG1p4OsaACZpzD1d+Eq5cb EQgGJRnpargAW1/PEx0zg2LuDu++dFxrmTRBIQH94VtOZjLcvk1qWHB16/eaC5PnPAiD 1yigiEs6yOwB7yPf0NE5gi6+u/cvbEw6atqzpSSM0KzZfymFYg20I8yLJKlrJFJqYLOF D+DHUOoAvvq4BPMNlcaZXQuJAmgVelTRyQ6wgWgKjOM8RGnFs+4etZraN0k6l2Dwz61s HvI9NTOtpanhqxVM4TCk8O/lks5Hwp2PVDl7BewwseJ6bzl4OI/ioKgMDK6K40r2zr/o EdUA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from; bh=jYlxsYDoo8qiXQZjlrJEmv8K7M2SXA459PNH/nzJLTE=; b=Byu2ICs8FTgctt5B3c5Pd5vg25my0BmSF/HqJwrnSK0W5Wn3RBPGaQReB2BbKL/oUR h0+gAvYTHSslYdK+HNZpEIzdiBrgsyYfuhwL4O/2N0lO2vWTwkhspZqFuZlMZWa5xFp6 WmP1PZmIKvpL1iWxVs3+OU/fKAlfDAKJXC+9kXjrNmRZ6DqSKerzkR+GlTYkDm7ph6Vi 5gUXCmaJM4BgMsLG9aDymOpaEAf3Vz24GMoeFO0XkDtQACHBgGABaLetPY+6eb0XIdik WoD9N0zScRCU98rbyt2vobugXO6tizxBt5mklUGCi5iS2WCeWZ8+DFnAi+dVGQ8SaM3t d2Wg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=mediatek.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id w8si5126879pfn.190.2019.08.14.03.45.43; Wed, 14 Aug 2019 03:45:59 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=mediatek.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727579AbfHNKo6 (ORCPT + 99 others); Wed, 14 Aug 2019 06:44:58 -0400 Received: from mailgw01.mediatek.com ([210.61.82.183]:5802 "EHLO mailgw01.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S1726551AbfHNKo6 (ORCPT ); Wed, 14 Aug 2019 06:44:58 -0400 X-UUID: 20eb46e758b0455b9f25295df721bdbd-20190814 X-UUID: 20eb46e758b0455b9f25295df721bdbd-20190814 Received: from mtkcas07.mediatek.inc [(172.21.101.84)] by mailgw01.mediatek.com (envelope-from ) (Cellopoint E-mail Firewall v4.1.10 Build 0707 with TLS) with ESMTP id 867862673; Wed, 14 Aug 2019 18:44:47 +0800 Received: from mtkcas07.mediatek.inc (172.21.101.84) by mtkmbs05n1.mediatek.inc (172.21.101.15) with Microsoft SMTP Server (TLS) id 15.0.1395.4; Wed, 14 Aug 2019 18:44:50 +0800 Received: from mtksdccf07.mediatek.inc (172.21.84.99) by mtkcas07.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1395.4 via Frontend Transport; Wed, 14 Aug 2019 18:44:50 +0800 From: Sam Shih To: Rob Herring , Mark Rutland , Matthias Brugger , Thierry Reding CC: Ryder Lee , John Crispin , , , , , Sam Shih Subject: [PATCH v2 4/10] dt-bindings: pwm: add a property "num-pwms" Date: Wed, 14 Aug 2019 18:43:34 +0800 Message-ID: <4107497fa8564032cac49e70680a9aa7bbb312eb.1548313019.git.ryder.lee@mediatek.com> X-Mailer: git-send-email 1.9.1 In-Reply-To: <621e49c01b943edb6ddac9182f34719eb0727f01.1548313019.git.ryder.lee@mediatek.com> References: <621e49c01b943edb6ddac9182f34719eb0727f01.1548313019.git.ryder.lee@mediatek.com> MIME-Version: 1.0 Content-Type: text/plain X-MTK: N Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Ryder Lee This adds a property "num-pwms" in example so that we could specify the number of PWM channels via device tree. Signed-off-by: Ryder Lee Signed-off-by: Sam Shih Reviewed-by: Matthias Brugger --- Changes since v2: - use num-pwms instead of mediatek,num-pwms. - modify the description of clocks to make it simple. Changes since v1: - add a Reviewed-by tag. --- Documentation/devicetree/bindings/pwm/pwm-mediatek.txt | 7 ++++--- 1 file changed, 4 insertions(+), 3 deletions(-) diff --git a/Documentation/devicetree/bindings/pwm/pwm-mediatek.txt b/Documentation/devicetree/bindings/pwm/pwm-mediatek.txt index 991728c..ea95b49 100644 --- a/Documentation/devicetree/bindings/pwm/pwm-mediatek.txt +++ b/Documentation/devicetree/bindings/pwm/pwm-mediatek.txt @@ -14,12 +14,12 @@ Required properties: has no clocks - "top": the top clock generator - "main": clock used by the PWM core - - "pwm1-8": the eight per PWM clocks for mt2712 - - "pwm1-6": the six per PWM clocks for mt7622 - - "pwm1-5": the five per PWM clocks for mt7623 + - "pwm1-N": the PWM clocks for each channel + where N starting from 1 to the maximum number of PWM channels - pinctrl-names: Must contain a "default" entry. - pinctrl-0: One property must exist for each entry in pinctrl-names. See pinctrl/pinctrl-bindings.txt for details of the property values. + - num-pwms: the number of PWM channels. Example: pwm0: pwm@11006000 { @@ -37,4 +37,5 @@ Example: "pwm3", "pwm4", "pwm5"; pinctrl-names = "default"; pinctrl-0 = <&pwm0_pins>; + num-pwms = <5>; }; -- 1.9.1