Received: by 2002:a25:8b12:0:0:0:0:0 with SMTP id i18csp259324ybl; Thu, 15 Aug 2019 16:53:07 -0700 (PDT) X-Google-Smtp-Source: APXvYqwga+DtBTGZmTMilDwaNZS9ogeNklkcWdHK6IV5Vgi8OhjtfAQQaBlebdTVLd4+zgsrlb3h X-Received: by 2002:a17:90a:2047:: with SMTP id n65mr4617419pjc.5.1565913187527; Thu, 15 Aug 2019 16:53:07 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1565913187; cv=none; d=google.com; s=arc-20160816; b=CklroaolOGe4pxhRPfyZ87wIK+1Uau8qne4G58Uz/yVTRR9vItJ4ILWoeR0qgkh5oo vZO+rC2pb1F5a/VvXPkdlo6m6ticPF66jD6Nv62MTyIeIpkVtlGoHmtcip/9IaWzf+Mo 7PcHkg0LUq+XEITpm9FiT9SoNGeO6yKtrBajg/yK5PBzU7ekI6TlYGq8cKu6JLdGHlFG iOFW/pHxxW4y0X+C1U1QR8c0yqNdNhfGUt6gsg+zVL09kyjj/lQLgfHJtFxjzBcmeVK2 xu7cXi7NK96xl+9NowazV+y4/RBUvfvjFTFGVjwfyfj3hgsoGptppfWR13UeeY4CRwc4 prQA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:message-id:date:subject:cc:to:from; bh=hVE7L3H6FKFtvsZsjHw+fAXCWbwSp2qOZsD8/cP3ySs=; b=Kq6BEFVN/FMuleQUD2MDcKXTwcG6NbgIxDdvcYoGV01p4TXut9bRIs+FtGGoBu3M/y zrtKtXRQtbtd40ujM8ZZoCIS5czCc1S2zzsxtrmaGxZQs6FxgmuxqDpHf2zxptnAMyN+ vrGedu1EyE0NRW67lj+PloRALNvW2/05shqvxGffNKvoXIRMuGVVIVqb/uA6sVLpuAje 643sRNPQ20OgkFNV1eCE3u5qsULq2h+mdtPYH3hUKp/iIj9uomaneESl0UF245bVZTEG V1egoSGhK9I84ppFksejPKUttN8JOIldzELsXdSCaMrL3eQHHq3maLh2YauHC6KTjQ2U vIxQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id f8si2656012pgv.164.2019.08.15.16.52.52; Thu, 15 Aug 2019 16:53:07 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1733278AbfHOWxo (ORCPT + 99 others); Thu, 15 Aug 2019 18:53:44 -0400 Received: from mga01.intel.com ([192.55.52.88]:41757 "EHLO mga01.intel.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1730491AbfHOWxo (ORCPT ); Thu, 15 Aug 2019 18:53:44 -0400 X-Amp-Result: SKIPPED(no attachment in message) X-Amp-File-Uploaded: False Received: from orsmga003.jf.intel.com ([10.7.209.27]) by fmsmga101.fm.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 15 Aug 2019 15:53:44 -0700 X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.64,389,1559545200"; d="scan'208";a="179505147" Received: from tthayer-hp-z620.an.intel.com ([10.122.105.146]) by orsmga003.jf.intel.com with ESMTP; 15 Aug 2019 15:53:43 -0700 From: thor.thayer@linux.intel.com To: marek.vasut@gmail.com, tudor.ambarus@microchip.com, dwmw2@infradead.org, computersforpeace@gmail.com, miquel.raynal@bootlin.com, richard@nod.at, vigneshr@ti.com Cc: linux-mtd@lists.infradead.org, linux-kernel@vger.kernel.org, Thor Thayer Subject: [RESEND] mtd: spi-nor: Fix Cadence QSPI RCU Schedule Stall Date: Thu, 15 Aug 2019 17:55:36 -0500 Message-Id: <1565909736-11379-1-git-send-email-thor.thayer@linux.intel.com> X-Mailer: git-send-email 2.7.4 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Thor Thayer The current Cadence QSPI driver sometimes caused a "rcu_sched self-detected stall" while writing large files. Stall Report: '# mtd_debug write /dev/mtd1 0 48816464 blob.img [ 1815.454227] rcu: INFO: rcu_sched self-detected stall on CPU [ 1815.459789] rcu: 0-....: (2099 ticks this GP) idle=8c6/1/0x40000002 softirq=6492/6492 fqs=935 [ 1815.468442] rcu: (t=2100 jiffies g=8749 q=247) (abbreviated backtrace) [ 1815.772086] [] (cqspi_exec_flash_cmd) (cqspi_read_reg) [ 1815.786203] [] (cqspi_read_reg) from (read_sr) [ 1815.803790] [] (read_sr) from (spi_nor_wait_till_ready_with_timeout) [ 1815.816610] [] (spi_nor_wait_till_ready_with_timeout) from (spi_nor_write+0x104/0x1d0) [ 1815.836791] [] (spi_nor_write) from (part_write+0x50/0x58) [ 1815.997961] cadence-qspi ff809000.spi: Flash command execution timed out. [ 1816.004733] error -110 reading SR file_to_flash: write, size 0x2e8e150, n 0x2e8e150 write(): Connection timed out This was caused by a tight loop in cqspi_wait_for_bit(). Fix by using readl_relaxed_poll_timeout() which sleeps 10us while polling a register. Fit onto 80 character line by truncating the bool clear parameter Fixes: 140623410536 ("mtd: spi-nor: Add driver for Cadence Quad SPI Flash Controller") Signed-off-by: Thor Thayer --- drivers/mtd/spi-nor/cadence-quadspi.c | 19 +++++-------------- 1 file changed, 5 insertions(+), 14 deletions(-) diff --git a/drivers/mtd/spi-nor/cadence-quadspi.c b/drivers/mtd/spi-nor/cadence-quadspi.c index 67f15a1f16fd..7bef63947b29 100644 --- a/drivers/mtd/spi-nor/cadence-quadspi.c +++ b/drivers/mtd/spi-nor/cadence-quadspi.c @@ -13,6 +13,7 @@ #include #include #include +#include #include #include #include @@ -241,23 +242,13 @@ struct cqspi_driver_platdata { #define CQSPI_IRQ_STATUS_MASK 0x1FFFF -static int cqspi_wait_for_bit(void __iomem *reg, const u32 mask, bool clear) +static int cqspi_wait_for_bit(void __iomem *reg, const u32 mask, bool clr) { - unsigned long end = jiffies + msecs_to_jiffies(CQSPI_TIMEOUT_MS); u32 val; - while (1) { - val = readl(reg); - if (clear) - val = ~val; - val &= mask; - - if (val == mask) - return 0; - - if (time_after(jiffies, end)) - return -ETIMEDOUT; - } + return readl_relaxed_poll_timeout(reg, val, + (((clr ? ~val : val) & mask) == mask), + 10, CQSPI_TIMEOUT_MS * 1000); } static bool cqspi_is_idle(struct cqspi_st *cqspi) -- 2.7.4