Received: by 2002:a25:8b12:0:0:0:0:0 with SMTP id i18csp2333734ybl; Sun, 18 Aug 2019 23:55:34 -0700 (PDT) X-Google-Smtp-Source: APXvYqyrGHxg6Yqmv4FswtpNWq5HugomvT+1P2NcSIHSqyDozpcjG2IaNHEIK6Nkfl7yCv5Npc1T X-Received: by 2002:a17:90a:bb91:: with SMTP id v17mr18367885pjr.84.1566197734314; Sun, 18 Aug 2019 23:55:34 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1566197734; cv=none; d=google.com; s=arc-20160816; b=XjzZUmAykzIwLQeOD1xaR1PUoQSV1BAIfDeGaA/1tSw95FR9In6aap4ITxniyy5wk8 XrYROtnnDyPk77eKdc8tfBI1tGgqHiEeqANq2mcuh56iJfarLfHMpqCy8ae8BILFWCnx y5d7jPSKZ8gkTTwWrBwtnMSe7tL75u7qncQNQVAY4uSI1vAyCFxFFnkmar3lEG1gh4H6 n4vUtYeY22fdtWsd0J8sZgcTiPIsN6N31Aw0MlAxcIlVth75/k/zbusebIsFWUZwFKSt cJzHLecuL+1fz7tT1/B9KYC2f6SJGnvou8DgOtliYf/+yLePJK6Y0Zv4fs1JQD4zE5cd e55Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:message-id:date:subject:cc:to:from; bh=xCXP3yOKej98LOhJoKd0LH5GEFtgJ3iTCx3YV2V0veI=; b=P6Jyl0+UkPUs8FzcFQl6vd/uPnRRFhHCRUV8K3XHyr7JdwvGcNeWa0TKJkydMb+yFc 9qQlyjr6w7YjQZ8Mc9ul1bjhAin/eS97Ja/O5cI+Dsu1yQATKKrOEL+iJ+ujueJeyF7t UkqCQ0oDYnqGfNIXWhWiFl1ERfh8zyGs0xqLuJOoPdcInT4YVm8TkAfl7vYHce6LKyaq Q0GySHgJAN8P4cwPuFxcqycmrEFkgkDHLNPHOe1Y/u26ErJReL7qpmosQgabZNaeatXR Xq0cVt4u8tg+1wQ5JegaqfSDAHe8J3c3inRHjSP3ckm7Dof+NPxbO9WUEVtBCm5/M2zE UmoQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id i18si10001516pfq.58.2019.08.18.23.55.19; Sun, 18 Aug 2019 23:55:34 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726781AbfHSGyb (ORCPT + 99 others); Mon, 19 Aug 2019 02:54:31 -0400 Received: from twhmllg4.macronix.com ([211.75.127.132]:37735 "EHLO TWHMLLG4.macronix.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725871AbfHSGya (ORCPT ); Mon, 19 Aug 2019 02:54:30 -0400 Received: from localhost.localdomain ([172.17.195.96]) by TWHMLLG4.macronix.com with ESMTP id x7J6sIRI002951; Mon, 19 Aug 2019 14:54:18 +0800 (GMT-8) (envelope-from masonccyang@mxic.com.tw) From: Mason Yang To: miquel.raynal@bootlin.com, richard@nod.at, marek.vasut@gmail.com, dwmw2@infradead.org, bbrezillon@kernel.org, computersforpeace@gmail.com, vigneshr@ti.com, robh+dt@kernel.org, stefan@agner.ch, mark.rutland@arm.com Cc: lee.jones@linaro.org, juliensu@mxic.com.tw, linux-kernel@vger.kernel.org, paul.burton@mips.com, liang.yang@amlogic.com, linux-mtd@lists.infradead.org, masonccyang@mxic.com.tw, anders.roxell@linaro.org, christophe.kerello@st.com, paul@crapouillou.net, devicetree@vger.kernel.org Subject: [PATCH v7 0/2] Add Macronix raw NAND controller driver Date: Mon, 19 Aug 2019 15:19:07 +0800 Message-Id: <1566199149-5669-1-git-send-email-masonccyang@mxic.com.tw> X-Mailer: git-send-email 1.9.1 X-MAIL: TWHMLLG4.macronix.com x7J6sIRI002951 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hello, v7 patch including: 1. compatible rename to "mxic,multi-itfc-v009-nand-controller" 2. using interrupts instead of polling RY/#BS pin 3. removed sdr timing setup in mxic_nfc_hw_init(). 4. And other patches based on Boris comments. v6 patch including: 1. compatible rename to "mxicy,multi-itfc-v009-nand-morph" 2. remove xxx_clk to xxx in DTS and driver. 3. patch mxic_nfc_data_xfer() v5 patch including: 1. compatible rename to "macronix,nand-controller" 2. handle three clock in one 3. other minor patches v4 patch back to only raw NAND controller driver instead of MFD, raw NAND and SPI driver. This is based on MFD maintainer, Lee Jones comments: MFD is for registering child devices of chips which offer genuine cross-subsystem functionality. It is not designed for mode selecting, or as a place to shove shared code just because a better location doesn't appear to exist. v3 patch is to rename the title of SPI controller driver. "Patch Macronix SPI controller driver according to MX25F0A MFD driver" v2s patches is to support Macronix MX25F0A MFD driver for raw nand and spi controller which is separated form previous patchset: https://patchwork.kernel.org/patch/10874679/ thanks for your review. best regards, Mason Mason Yang (2): mtd: rawnand: Add Macronix raw NAND controller driver dt-bindings: mtd: Document Macronix raw NAND controller bindings .../devicetree/bindings/mtd/mxic-nand.txt | 36 ++ drivers/mtd/nand/raw/Kconfig | 6 + drivers/mtd/nand/raw/Makefile | 1 + drivers/mtd/nand/raw/mxic_nand.c | 584 +++++++++++++++++++++ 4 files changed, 627 insertions(+) create mode 100644 Documentation/devicetree/bindings/mtd/mxic-nand.txt create mode 100644 drivers/mtd/nand/raw/mxic_nand.c -- 1.9.1