Received: by 2002:a25:8b12:0:0:0:0:0 with SMTP id i18csp3768822ybl; Tue, 20 Aug 2019 01:52:47 -0700 (PDT) X-Google-Smtp-Source: APXvYqwYR1dSnuCizHPG73fPXanXjlV6G2S+YWmA68qEKch2/6LvtX4KPFZCJrBc74+bQLmivyOM X-Received: by 2002:a63:cb4b:: with SMTP id m11mr24347306pgi.49.1566291167361; Tue, 20 Aug 2019 01:52:47 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1566291167; cv=none; d=google.com; s=arc-20160816; b=e+vlSf0SV1Y6nVHAmYVD3tr/JY2Csc02zJvOQCP24OREyLsHRNXoWmceJTloBR7xGw HOcnczYEyBHFZRhg0/fwMz9k5YQXPbH88zXw3r2onctc7thT083Fui9f78/tAoXJCebv DDek06TUNqi4T6fI0TCA8up7qAWtKiJzc9kUFLPOVEh72Mqo3QERK7rxHUvzYCeYlewS 7Ab8eDZb5nYyMA5jCtMRQgfkeTQqNf1wKnKUzY+ZM5i+LG1MCAtr0QvscSavqOUrLeoP +JqdeQlTD+H7L/3yrf8FKdzVXphXXI7thstmiIgMW2J2CIlWciwzJe7HZiqcm+7AGLr/ zqVg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from; bh=XSI/9jzMeLHo6sbpHTAPx8jdJRL834puO4NtXfP93p0=; b=LHCKysyg8b9UwgA+/Dmbm8pVmzn3m4aYxhMYeEtbbuH704PONqgAb+VNvlVe8Xlhyx lvffPP4EMmMwHTrz/vYltzCs+ZcSwL+HDEBO6aezKJqssQ92wLvF7ODk5tpX0PeAWPNv qbDnggXHuu3opKoJ3D8eNHxE/WoxQ9RxnkBn8B6PT5Iajmsjk+yc/+2aQuj0Mm8vRv4a IWZZOzDH6+FKmCbAvoMIGUxNUOP7TjFtL3ttKzr3/NQ8YgH/1j4J+9CLHI7b6BtV0cwW 4qdkIalo32ZEEDb+Cg2a4qrCTQrIGKnfaYKIqTRPjdePBU3cicYEBjg+5Xd0UB0JXC/F b0JQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=mediatek.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id e8si11678348plt.288.2019.08.20.01.52.33; Tue, 20 Aug 2019 01:52:47 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=mediatek.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729649AbfHTItq (ORCPT + 99 others); Tue, 20 Aug 2019 04:49:46 -0400 Received: from mailgw01.mediatek.com ([210.61.82.183]:24816 "EHLO mailgw01.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S1729342AbfHTItn (ORCPT ); Tue, 20 Aug 2019 04:49:43 -0400 X-UUID: 91bec3cc5f9c48f7b6cfed46edcbd276-20190820 X-UUID: 91bec3cc5f9c48f7b6cfed46edcbd276-20190820 Received: from mtkcas08.mediatek.inc [(172.21.101.126)] by mailgw01.mediatek.com (envelope-from ) (Cellopoint E-mail Firewall v4.1.10 Build 0707 with TLS) with ESMTP id 1803925388; Tue, 20 Aug 2019 16:49:34 +0800 Received: from mtkcas08.mediatek.inc (172.21.101.126) by mtkmbs07n2.mediatek.inc (172.21.101.141) with Microsoft SMTP Server (TLS) id 15.0.1395.4; Tue, 20 Aug 2019 16:49:34 +0800 Received: from mtksdccf07.mediatek.inc (172.21.84.99) by mtkcas08.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1395.4 via Frontend Transport; Tue, 20 Aug 2019 16:49:33 +0800 From: Bibby Hsieh To: Jassi Brar , Matthias Brugger , Rob Herring , CK HU CC: Daniel Kurtz , Sascha Hauer , , , , , , Sascha Hauer , Philipp Zabel , Nicolas Boichat , YT Shen , Daoyuan Huang , Jiaguang Zhang , Dennis-YC Hsieh , Houlong Wei , , Bibby Hsieh Subject: [RESEND, PATCH v13 10/12] soc: mediatek: cmdq: add polling function Date: Tue, 20 Aug 2019 16:49:30 +0800 Message-ID: <20190820084932.22282-11-bibby.hsieh@mediatek.com> X-Mailer: git-send-email 2.18.0 In-Reply-To: <20190820084932.22282-1-bibby.hsieh@mediatek.com> References: <20190820084932.22282-1-bibby.hsieh@mediatek.com> MIME-Version: 1.0 Content-Type: text/plain X-MTK: N Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org add polling function in cmdq helper functions Signed-off-by: Bibby Hsieh Reviewed-by: CK Hu --- drivers/soc/mediatek/mtk-cmdq-helper.c | 28 ++++++++++++++++++++++++ include/linux/mailbox/mtk-cmdq-mailbox.h | 1 + include/linux/soc/mediatek/mtk-cmdq.h | 15 +++++++++++++ 3 files changed, 44 insertions(+) diff --git a/drivers/soc/mediatek/mtk-cmdq-helper.c b/drivers/soc/mediatek/mtk-cmdq-helper.c index e3d5b0be8e79..c53f8476c68d 100644 --- a/drivers/soc/mediatek/mtk-cmdq-helper.c +++ b/drivers/soc/mediatek/mtk-cmdq-helper.c @@ -221,6 +221,34 @@ int cmdq_pkt_clear_event(struct cmdq_pkt *pkt, u16 event) } EXPORT_SYMBOL(cmdq_pkt_clear_event); +int cmdq_pkt_poll(struct cmdq_pkt *pkt, u8 subsys, + u16 offset, u32 value, u32 mask) +{ + struct cmdq_instruction *inst; + + if (mask != 0xffffffff) { + inst = cmdq_pkt_append_command(pkt); + if (!inst) + return -ENOMEM; + + inst->op = CMDQ_CODE_MASK; + inst->value = ~mask; + offset = offset | 0x1; + } + + inst = cmdq_pkt_append_command(pkt); + if (!inst) + return -ENOMEM; + + inst->op = CMDQ_CODE_POLL; + inst->value = value; + inst->offset = offset; + inst->subsys = subsys; + + return 0; +} +EXPORT_SYMBOL(cmdq_pkt_poll); + static int cmdq_pkt_finalize(struct cmdq_pkt *pkt) { struct cmdq_instruction *inst; diff --git a/include/linux/mailbox/mtk-cmdq-mailbox.h b/include/linux/mailbox/mtk-cmdq-mailbox.h index c8adedefaf42..9e3502945bc1 100644 --- a/include/linux/mailbox/mtk-cmdq-mailbox.h +++ b/include/linux/mailbox/mtk-cmdq-mailbox.h @@ -46,6 +46,7 @@ enum cmdq_code { CMDQ_CODE_MASK = 0x02, CMDQ_CODE_WRITE = 0x04, + CMDQ_CODE_POLL = 0x08, CMDQ_CODE_JUMP = 0x10, CMDQ_CODE_WFE = 0x20, CMDQ_CODE_EOC = 0x40, diff --git a/include/linux/soc/mediatek/mtk-cmdq.h b/include/linux/soc/mediatek/mtk-cmdq.h index 9618debb9ceb..a345870a6d10 100644 --- a/include/linux/soc/mediatek/mtk-cmdq.h +++ b/include/linux/soc/mediatek/mtk-cmdq.h @@ -99,6 +99,21 @@ int cmdq_pkt_wfe(struct cmdq_pkt *pkt, u16 event); */ int cmdq_pkt_clear_event(struct cmdq_pkt *pkt, u16 event); +/** + * cmdq_pkt_poll() - Append polling command to the CMDQ packet, ask GCE to + * execute an instruction that wait for a specified hardware + * register to check for the value. All GCE hardware + * threads will be blocked by this instruction. + * @pkt: the CMDQ packet + * @subsys: the CMDQ sub system code + * @offset: register offset from CMDQ sub system + * @value: the specified target register value + * @mask: the specified target register mask + * + * Return: 0 for success; else the error code is returned + */ +int cmdq_pkt_poll(struct cmdq_pkt *pkt, u8 subsys, + u16 offset, u32 value, u32 mask); /** * cmdq_pkt_flush_async() - trigger CMDQ to asynchronously execute the CMDQ * packet and call back at the end of done packet -- 2.18.0