Received: by 2002:a25:8b12:0:0:0:0:0 with SMTP id i18csp88315ybl; Tue, 20 Aug 2019 16:09:20 -0700 (PDT) X-Google-Smtp-Source: APXvYqw0L0bIUTZ1r7MrS35JHQrD8V3Q0wnfwUqixKqi8AX2INPLQK3eEah1qpjHAxhU0FI5pnJ3 X-Received: by 2002:a17:902:b605:: with SMTP id b5mr31039371pls.103.1566342559970; Tue, 20 Aug 2019 16:09:19 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1566342559; cv=none; d=google.com; s=arc-20160816; b=eoduSBC2YH/KIz1rTCdv8Fqo04jW+x8WMKXJs5zpiYcakVb55CquhQxXZy3ZmKNGZ2 x5MXs3h7pXuWt7k+njCxPpdSdTqUcpvNe83ewjqi6NsKiIhiBebq6kvV9DJNIIeyGSTr Q1AHFwKzGr646S+mMPgoqDp1lhtCnyDUy2pUGRxwtRIy8vv6NWkfWOSu3E3abM/UNqRu uTMpAkOiKjtH0FNAt0BBSN7mYKRZFj+CvZx5fZQgvCuoYt0/wa+aEGVIY2NkFMXFDodt BskrUzYYemOHhe/hukBZ7qrTbs3XfoqChvkQSAIFah3rEM+5mA68R8vMEPzMSha3KIU1 4PcA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature; bh=JD7m4tZwO+IDa1xgX/FwZAd/NdHORHjMi+i9qNb5uKs=; b=orZZkfEf7eo+cJwcvUALqTVvy0RR6V/u4qyAFXoCCihNiY/EF56jpbbe8VwZaY7tEd LQbUOcPvXQHLRl11Zx5jkhOxqPHQ2coMG5nW8nWTeGTdMzdv1y4BHmRLDSvza+XefT7X VgBZ/WET+smXVMkmEUZm6KFrR/A2hfzV2jCmHQ4/SrVoxjtm+4shY3EvMrQPsC77n3E6 Vnb0TTYjRDPpnF04rflW9LOEUBRAzy7OpcE+T2ZgjVp0botMldIxt7ugPxdqnK8hqW7K 9UMQAbJRSsf3be5dP0/P/p7qmO5KQs2DOuOATPNr3kufo7Ew21TVW2eeja5hfPCy/2CI iRHw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=ultjCohi; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id s4si13090488pgs.25.2019.08.20.16.09.04; Tue, 20 Aug 2019 16:09:19 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=ultjCohi; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726484AbfHTXGp (ORCPT + 99 others); Tue, 20 Aug 2019 19:06:45 -0400 Received: from mail-pl1-f193.google.com ([209.85.214.193]:45652 "EHLO mail-pl1-f193.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726434AbfHTXGm (ORCPT ); Tue, 20 Aug 2019 19:06:42 -0400 Received: by mail-pl1-f193.google.com with SMTP id y8so207659plr.12 for ; Tue, 20 Aug 2019 16:06:42 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=JD7m4tZwO+IDa1xgX/FwZAd/NdHORHjMi+i9qNb5uKs=; b=ultjCohiF3aF5SKoBtMgvK3996QvDB4DB8LMN4ZJXzQ/IADuWxwM6RXS0aL1KWxhky f17ioMxRO2j+E5oyHoDncbYXqO0/p/6EdVY/+hlXpqUJvTKFAQ5imnrAr6qbwaLIbTXt JqijIJ7KAIMXd5/ir6UAwmV1WRSe3nm0N+Lbx1TS1rsEy3eAOKW6W7ooAnK1KJG3s6Bj XsKnzgBNlzhkM+dqHOFHXBVYDrRkqQJaJFR9JiJUVtwohJyi0I1YEDOEDGaaFwf1W6dS fBqwUySj7mnJbpGcZVapSGC6x2bu9M+D/iThbVPJ8PejNTx3fyX9iaxAXbf6VGxVzivY O9Kw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=JD7m4tZwO+IDa1xgX/FwZAd/NdHORHjMi+i9qNb5uKs=; b=uaffujqLIjWQA5Pqc2/awLkodMcyba8UF6R2FoD4+4zt5kjRBGHx8VkgNJX5krfxp5 sF3nmUGb1hCqVFosTTr032skj1GBD2paDPtJqVR775wUJqfBywSl5bYz/zctLl1dWvVH LAhQLF/5E8JzChWfqG72w7YNAbJoTgHE8Pt/sd8Mqt1SD3g73yehSqpYmqd6jffCcvmq kFXqf++OFC0K3/OdnAYWgNRPv9v9ZrXjMKmsYqJtFRgoATTp/hOCyHtJXVcP1JD/bcnm CqNSu4hDvLaAJQE+b1Y4+BdtTlJ9VIYaA9rg6ONV9RHUdXjwMARuhw2D3zhmGkNeNt3A xR1A== X-Gm-Message-State: APjAAAVhtVgdRArI1KS3nT5VOVrNPLw5EXYGtK45CZHDHxlp8bfftbEC hawuVcXhRa6p0hVkW1VbeWEdZmUO1Z4= X-Received: by 2002:a17:902:5a46:: with SMTP id f6mr28717477plm.319.1566342401294; Tue, 20 Aug 2019 16:06:41 -0700 (PDT) Received: from localhost.localdomain ([2601:1c2:680:1319:692:26ff:feda:3a81]) by smtp.gmail.com with ESMTPSA id q4sm27564747pff.183.2019.08.20.16.06.39 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 20 Aug 2019 16:06:40 -0700 (PDT) From: John Stultz To: lkml Cc: Xu YiPing , Rongrong Zou , Xinliang Liu , David Airlie , Daniel Vetter , dri-devel , Sam Ravnborg , John Stultz Subject: [PATCH v5 08/25] drm: kirin: Dynamically allocate the hw_ctx Date: Tue, 20 Aug 2019 23:06:09 +0000 Message-Id: <20190820230626.23253-9-john.stultz@linaro.org> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20190820230626.23253-1-john.stultz@linaro.org> References: <20190820230626.23253-1-john.stultz@linaro.org> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Xu YiPing As part of refactoring the kirin driver to better support different hardware revisions, this patch modifies the initialization function to dynamically allocate the ade_hw_ctx structure previously kept as part of struct ade_data. This is done so that later we can have the hw_ctx point to hardware revision specific ctx structures. Cc: Rongrong Zou Cc: Xinliang Liu Cc: David Airlie Cc: Daniel Vetter Cc: dri-devel Cc: Sam Ravnborg Acked-by: Xinliang Liu Reviewed-by: Sam Ravnborg Signed-off-by: Xu YiPing [jstultz: reworded commit message] Signed-off-by: John Stultz --- .../gpu/drm/hisilicon/kirin/kirin_drm_ade.c | 39 ++++++++++++------- 1 file changed, 24 insertions(+), 15 deletions(-) diff --git a/drivers/gpu/drm/hisilicon/kirin/kirin_drm_ade.c b/drivers/gpu/drm/hisilicon/kirin/kirin_drm_ade.c index fce374ec69e8..ecb507985fea 100644 --- a/drivers/gpu/drm/hisilicon/kirin/kirin_drm_ade.c +++ b/drivers/gpu/drm/hisilicon/kirin/kirin_drm_ade.c @@ -72,7 +72,7 @@ struct kirin_plane { struct ade_data { struct kirin_crtc crtc; struct kirin_plane planes[ADE_CH_NUM]; - struct ade_hw_ctx ctx; + struct ade_hw_ctx *hw_ctx; }; /* ade-format info: */ @@ -951,55 +951,62 @@ static int ade_plane_init(struct drm_device *dev, struct kirin_plane *kplane, return 0; } -static int ade_dts_parse(struct platform_device *pdev, struct ade_hw_ctx *ctx) +static void *ade_hw_ctx_alloc(struct platform_device *pdev) { struct resource *res; struct device *dev = &pdev->dev; struct device_node *np = pdev->dev.of_node; + struct ade_hw_ctx *ctx = NULL; + + ctx = devm_kzalloc(dev, sizeof(*ctx), GFP_KERNEL); + if (!ctx) { + DRM_ERROR("failed to alloc ade_hw_ctx\n"); + return ERR_PTR(-ENOMEM); + } res = platform_get_resource(pdev, IORESOURCE_MEM, 0); ctx->base = devm_ioremap_resource(dev, res); if (IS_ERR(ctx->base)) { DRM_ERROR("failed to remap ade io base\n"); - return PTR_ERR(ctx->base); + return ERR_PTR(-EIO); } ctx->reset = devm_reset_control_get(dev, NULL); if (IS_ERR(ctx->reset)) - return PTR_ERR(ctx->reset); + return ERR_PTR(-ENODEV); ctx->noc_regmap = syscon_regmap_lookup_by_phandle(np, "hisilicon,noc-syscon"); if (IS_ERR(ctx->noc_regmap)) { DRM_ERROR("failed to get noc regmap\n"); - return PTR_ERR(ctx->noc_regmap); + return ERR_PTR(-ENODEV); } ctx->irq = platform_get_irq(pdev, 0); if (ctx->irq < 0) { DRM_ERROR("failed to get irq\n"); - return -ENODEV; + return ERR_PTR(-ENODEV); } ctx->ade_core_clk = devm_clk_get(dev, "clk_ade_core"); if (IS_ERR(ctx->ade_core_clk)) { DRM_ERROR("failed to parse clk ADE_CORE\n"); - return PTR_ERR(ctx->ade_core_clk); + return ERR_PTR(-ENODEV); } ctx->media_noc_clk = devm_clk_get(dev, "clk_codec_jpeg"); if (IS_ERR(ctx->media_noc_clk)) { DRM_ERROR("failed to parse clk CODEC_JPEG\n"); - return PTR_ERR(ctx->media_noc_clk); + return ERR_PTR(-ENODEV); } ctx->ade_pix_clk = devm_clk_get(dev, "clk_ade_pix"); if (IS_ERR(ctx->ade_pix_clk)) { DRM_ERROR("failed to parse clk ADE_PIX\n"); - return PTR_ERR(ctx->ade_pix_clk); + return ERR_PTR(-ENODEV); } - return 0; + return ctx; } static int ade_drm_init(struct platform_device *pdev) @@ -1020,14 +1027,16 @@ static int ade_drm_init(struct platform_device *pdev) } platform_set_drvdata(pdev, ade); - ctx = &ade->ctx; + ctx = ade_hw_ctx_alloc(pdev); + if (IS_ERR(ctx)) { + DRM_ERROR("failed to initialize kirin_priv hw ctx\n"); + return -EINVAL; + } + ade->hw_ctx = ctx; + kcrtc = &ade->crtc; kcrtc->hw_ctx = ctx; - ret = ade_dts_parse(pdev, ctx); - if (ret) - return ret; - /* * plane init * TODO: Now only support primary plane, overlay planes -- 2.17.1