Received: by 2002:a25:8b12:0:0:0:0:0 with SMTP id i18csp722996ybl; Wed, 21 Aug 2019 04:42:49 -0700 (PDT) X-Google-Smtp-Source: APXvYqwnJdq5yWOKKvn3+fEbKo24/GLFoM17CuEtBdCHOg4MI7HEPx9buy85uFirlzQiBxQbzFN2 X-Received: by 2002:a17:90b:8ca:: with SMTP id ds10mr4649993pjb.139.1566387769503; Wed, 21 Aug 2019 04:42:49 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1566387769; cv=none; d=google.com; s=arc-20160816; b=KdIIhaMBGBFgzZiTJ9SKnSt6TzI7TeuNlx7IBmW+IX9lTL7chooVNiT5mZbllOULT8 OdOnFiROJ50DpAi6ceYTZ1QF397dLsuE6oY4JWoa0UTsZQ4nAC8Gb/Tm3uk0adGckD0M QuFesQoI1y1An2/dTR+EBNxRNSBA71tvESzDEUfqM8EdHuQkDVm6/kdQF9EKRuAI3XKq Ev5NIOUSfmazcqUGCgbrzW6ry+7TcPqdT6kKz4Z7ztmHIge2vcc/lz/yaPrsx1P7tWx4 Ht/LsVeOwJg2QxsgDNc7Rh87iifBiQo8SZJLQCwyTK8Dz397o97Se4frlcyuT1LwSPgd 4kRA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=D1u4gvIq92+l9UN39NQGf5w4S9my0cBtD/bsMBZYOmg=; b=pPQMTX33aTCzHCCRicxbatfQn4Ik3v6MsV5Q8ljPhHq5hyr0ypNWa+DGt7KbwnvVv9 UfwUuyFbY3dAL/+d9EPl38cMuIDNInFxJuhv+5AEcedPx2bFNRdWnHMKFoZUpn5okVBv aU5xxl8R95enXQEv6V6tZawqr3a3pXaNKd6S+MNjREFYS+OjDK3v1HzahDR/3SMLE6/x tHVZJypG9uQo6txehL9q16fTysYEW87B/nqlKDXlQiJqEEQRrQposovVLbN1TnqEh7G4 YPevF4MisspkuqxsYI/CGwzoEJKTKY+KVmkvfRfmvbueg6/2MBFKHQjhb/2smJnmaNv/ L+Xw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@baylibre-com.20150623.gappssmtp.com header.s=20150623 header.b=lrgRsmYj; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id 23si15210606pfi.265.2019.08.21.04.42.33; Wed, 21 Aug 2019 04:42:49 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@baylibre-com.20150623.gappssmtp.com header.s=20150623 header.b=lrgRsmYj; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727320AbfHULl3 (ORCPT + 99 others); Wed, 21 Aug 2019 07:41:29 -0400 Received: from mail-wr1-f68.google.com ([209.85.221.68]:38244 "EHLO mail-wr1-f68.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727031AbfHULl1 (ORCPT ); Wed, 21 Aug 2019 07:41:27 -0400 Received: by mail-wr1-f68.google.com with SMTP id g17so1719704wrr.5 for ; Wed, 21 Aug 2019 04:41:25 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=baylibre-com.20150623.gappssmtp.com; s=20150623; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=D1u4gvIq92+l9UN39NQGf5w4S9my0cBtD/bsMBZYOmg=; b=lrgRsmYjCIm52WMis8wi6DcYESWvbMcnBj9yzcPWC21tBdekAqJtxoMW0KCjyCkHUA qoikOarcC+GhcuKJvfBSj4br/L6o4kXpNVRP+xQmjBVKR7NxHt5hNEl8llJ20BXa+s1O JP3Su2jc0JB07cU6DVYA01/r5C+GOLRJXcqpBlBJlDkDd/wOxY3npzPc7+nwZhSsMvrI NqntFtXLcBgOvP+H3g7+bUB4a6bCO5Uv/M3sp4M613lJ8AUJSvqbG2vjC3iiMW1C8L3w lpX99lMbXYY+Q2yI26H268RZqSVy/XTIpxMDSX7dKRUAwX1RbXCSFp8y8VD1j+W5r42Q WKSA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=D1u4gvIq92+l9UN39NQGf5w4S9my0cBtD/bsMBZYOmg=; b=Sw51CEcNdAy/L+jvBt7glaOV835Zg9T89hzwLVYAu8JKxxZjoVDZQBZ77iwnDJ7t4X YpfU5b54pE4S7Yk3ZhLzWoll9YJ/hK6XWkvjd6jvSi30Y+YkW1DMG7sQY3QmVyPzio8c ROBnqNnLeZibC2X2Rb+qrdeeAb+K65njK3eYGwyHctXRMHTbEDr5SVD/a0phrZHMjz+Q xtwHmMYdtc0aXQ2+Qk9isVDt9ZhCufu6aWQHpskKIvS852W8q2jzTGXcLF5ETkQwiZFu Ole1Pxz12PYZQ/ISx2uZYxkD9RnVT2Uefmx+pttjKo4Uwn1c1uWkHX+7rDDI6v1MGpcL rXhw== X-Gm-Message-State: APjAAAVOC/PRrKW5FY7k+5fMVgYtcdC/puLUnl+MLq/FqiOsAt/IwAt9 QzSJAq09tr+K6IGgP7fJczjQag== X-Received: by 2002:adf:a55d:: with SMTP id j29mr38250450wrb.275.1566387684468; Wed, 21 Aug 2019 04:41:24 -0700 (PDT) Received: from bender.baylibre.local (lmontsouris-657-1-212-31.w90-63.abo.wanadoo.fr. [90.63.244.31]) by smtp.gmail.com with ESMTPSA id g12sm24049686wrv.9.2019.08.21.04.41.23 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 21 Aug 2019 04:41:24 -0700 (PDT) From: Neil Armstrong To: khilman@baylibre.com, ulf.hansson@linaro.org, devicetree@vger.kernel.org Cc: Neil Armstrong , linux-pm@vger.kernel.org, linux-amlogic@lists.infradead.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Subject: [PATCH 1/5] dt-bindings: power: add Amlogic Everything-Else power domains bindings Date: Wed, 21 Aug 2019 13:41:17 +0200 Message-Id: <20190821114121.10430-2-narmstrong@baylibre.com> X-Mailer: git-send-email 2.22.0 In-Reply-To: <20190821114121.10430-1-narmstrong@baylibre.com> References: <20190821114121.10430-1-narmstrong@baylibre.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add the bindings for the Amlogic Everything-Else power domains, controlling the Everything-Else peripherals power domains. The bindings targets the Amlogic G12A and SM1 compatible SoCs, support for earlier SoCs will be added later. Signed-off-by: Neil Armstrong --- .../bindings/power/amlogic,meson-ee-pwrc.yaml | 93 +++++++++++++++++++ include/dt-bindings/power/meson-g12a-power.h | 13 +++ include/dt-bindings/power/meson-sm1-power.h | 18 ++++ 3 files changed, 124 insertions(+) create mode 100644 Documentation/devicetree/bindings/power/amlogic,meson-ee-pwrc.yaml create mode 100644 include/dt-bindings/power/meson-g12a-power.h create mode 100644 include/dt-bindings/power/meson-sm1-power.h diff --git a/Documentation/devicetree/bindings/power/amlogic,meson-ee-pwrc.yaml b/Documentation/devicetree/bindings/power/amlogic,meson-ee-pwrc.yaml new file mode 100644 index 000000000000..aab70e8b681e --- /dev/null +++ b/Documentation/devicetree/bindings/power/amlogic,meson-ee-pwrc.yaml @@ -0,0 +1,93 @@ +# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) +# Copyright 2019 BayLibre, SAS +%YAML 1.2 +--- +$id: "http://devicetree.org/schemas/power/amlogic,meson-ee-pwrc.yaml#" +$schema: "http://devicetree.org/meta-schemas/core.yaml#" + +title: Amlogic Meson Everything-Else Power Domains + +maintainers: + - Neil Armstrong + +description: |+ + The Everything-Else Power Domains node should be the child of a syscon + node with the required property: + + - compatible: Should be the following: + "amlogic,meson-gx-hhi-sysctrl", "simple-mfd", "syscon" + + Refer to the the bindings described in + Documentation/devicetree/bindings/mfd/syscon.txt + +properties: + compatible: + enum: + - amlogic,meson-g12a-pwrc + - amlogic,meson-sm1-pwrc + + clocks: + minItems: 2 + + clock-names: + items: + - const: vpu + - const: vapb + + resets: + minItems: 11 + + reset-names: + items: + - const: viu + - const: venc + - const: vcbus + - const: bt656 + - const: rdma + - const: venci + - const: vencp + - const: vdac + - const: vdi6 + - const: vencl + - const: vid_lock + + "#power-domain-cells": + const: 1 + + amlogic,ao-sysctrl: + description: phandle to the AO sysctrl node + allOf: + - $ref: /schemas/types.yaml#/definitions/phandle + +required: + - compatible + - clocks + - clock-names + - resets + - reset-names + - "#power-domain-cells" + - amlogic,ao-sysctrl + +examples: + - | + pwrc: power-controller { + compatible = "amlogic,meson-sm1-pwrc"; + #power-domain-cells = <1>; + amlogic,ao-sysctrl = <&rti>; + resets = <&reset_viu>, + <&reset_venc>, + <&reset_vcbus>, + <&reset_bt656>, + <&reset_rdma>, + <&reset_venci>, + <&reset_vencp>, + <&reset_vdac>, + <&reset_vdi6>, + <&reset_vencl>, + <&reset_vid_lock>; + reset-names = "viu", "venc", "vcbus", "bt656", + "rdma", "venci", "vencp", "vdac", + "vdi6", "vencl", "vid_lock"; + clocks = <&clk_vpu>, <&clk_vapb>; + clock-names = "vpu", "vapb"; + }; diff --git a/include/dt-bindings/power/meson-g12a-power.h b/include/dt-bindings/power/meson-g12a-power.h new file mode 100644 index 000000000000..bb5e67a842de --- /dev/null +++ b/include/dt-bindings/power/meson-g12a-power.h @@ -0,0 +1,13 @@ +/* SPDX-License-Identifier: (GPL-2.0+ or MIT) */ +/* + * Copyright (c) 2019 BayLibre, SAS + * Author: Neil Armstrong + */ + +#ifndef _DT_BINDINGS_MESON_G12A_POWER_H +#define _DT_BINDINGS_MESON_G12A_POWER_H + +#define PWRC_G12A_VPU_ID 0 +#define PWRC_G12A_ETH_ID 1 + +#endif diff --git a/include/dt-bindings/power/meson-sm1-power.h b/include/dt-bindings/power/meson-sm1-power.h new file mode 100644 index 000000000000..a020ab00c134 --- /dev/null +++ b/include/dt-bindings/power/meson-sm1-power.h @@ -0,0 +1,18 @@ +/* SPDX-License-Identifier: (GPL-2.0+ or MIT) */ +/* + * Copyright (c) 2019 BayLibre, SAS + * Author: Neil Armstrong + */ + +#ifndef _DT_BINDINGS_MESON_SM1_POWER_H +#define _DT_BINDINGS_MESON_SM1_POWER_H + +#define PWRC_SM1_VPU_ID 0 +#define PWRC_SM1_NNA_ID 1 +#define PWRC_SM1_USB_ID 2 +#define PWRC_SM1_PCIE_ID 3 +#define PWRC_SM1_GE2D_ID 4 +#define PWRC_SM1_AUDIO_ID 5 +#define PWRC_SM1_ETH_ID 6 + +#endif -- 2.22.0