Received: by 2002:a25:8b12:0:0:0:0:0 with SMTP id i18csp587855ybl; Thu, 22 Aug 2019 01:37:14 -0700 (PDT) X-Google-Smtp-Source: APXvYqxPDUXA6GgSeBp2Dz99f3K8ISUMbna+H2T31D0Mlq1X4USL5OoT/TlIUCU7RW2S8KyIa4f3 X-Received: by 2002:a17:902:a606:: with SMTP id u6mr37869590plq.224.1566463034110; Thu, 22 Aug 2019 01:37:14 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1566463034; cv=none; d=google.com; s=arc-20160816; b=LyqPwGZMJX/8DqquUL4qOZSVxvh13D9ggxxXdWQk8A8DX2fpcTCpvnCazlxV23GkhV XplgIZa6vo+wg7+RKdiU6oF3U5lhfPh04pYvs9/2puErCHCd7ksg30+LaaWxaqCYKEP3 ZDuFR/n3hYdA/cn3WZ7dTloca6ZF9Yi10tW6wAPt1ZXrTX9FMa8shJ1meft7rZyeiu77 W6/uJUWrk02nbgKY2QsINAq8NhHdqC8/Ay452VQWXOiEKGOlvVY3Y8C6fZ6QGeS3pbG4 i1435E4DxrBITEyG/FyFigK+kMPiX0PNSFlMlD1Ev2MuUqUJOXFCE0U9R43OEYNRsvz1 kYiQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=l4ysMRilKOyxFQC/WjAtNgBvHBST+uG8pAxAX157znA=; b=lnMZnRPQz4Td1IAQDNJGnAPaTdDI4HH6yhuCMKcgaV+/KjOh8LNz2uFgZANoTp/pNM gCuKJO+SBScYuwmjlTb8TjkcGGesHoU4uxfyWceSShrBoRMwvwxUKiipO8YxbaFeqjUk UVB8lbeoQ9LeijAWP+tZzIJNomGw386thqGmmZld3+xkkx5YDKE+cwiQcVENL9/6/FOc N+/MZ3bcij+inz4F/++NrfpMj8nB8xirZ1zXBgsh6s8njfAL42OBaV3/CrvKifFqFZl8 i2zesgzrAXvSCxUVJ2Els8xt0wqEeU+St+ToszBEWjCoVEZ17HJBxYSFTRSFNaxAUmTb Zk1Q== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=mediatek.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id f15si17752105pfn.41.2019.08.22.01.36.59; Thu, 22 Aug 2019 01:37:14 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=mediatek.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1731984AbfHVHCT (ORCPT + 99 others); Thu, 22 Aug 2019 03:02:19 -0400 Received: from mailgw02.mediatek.com ([210.61.82.184]:21637 "EHLO mailgw02.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S1731962AbfHVHCS (ORCPT ); Thu, 22 Aug 2019 03:02:18 -0400 X-UUID: 71a229dcf7c34d7385c61a376933f824-20190822 X-UUID: 71a229dcf7c34d7385c61a376933f824-20190822 Received: from mtkmrs01.mediatek.inc [(172.21.131.159)] by mailgw02.mediatek.com (envelope-from ) (Cellopoint E-mail Firewall v4.1.10 Build 0707 with TLS) with ESMTP id 1808294151; Thu, 22 Aug 2019 15:02:13 +0800 Received: from MTKCAS06.mediatek.inc (172.21.101.30) by mtkmbs05n2.mediatek.inc (172.21.101.140) with Microsoft SMTP Server (TLS) id 15.0.1395.4; Thu, 22 Aug 2019 15:02:08 +0800 Received: from mtksdccf07.mediatek.inc (172.21.84.99) by MTKCAS06.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1395.4 via Frontend Transport; Thu, 22 Aug 2019 15:02:07 +0800 From: Sam Shih To: Rob Herring , Mark Rutland , Matthias Brugger , Thierry Reding CC: Ryder Lee , John Crispin , , , , , Sam Shih Subject: [PATCH v5 07/13] dt-bindings: pwm: add a property "num-pwms" Date: Thu, 22 Aug 2019 14:58:37 +0800 Message-ID: <1566457123-20791-8-git-send-email-sam.shih@mediatek.com> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1566457123-20791-1-git-send-email-sam.shih@mediatek.com> References: <1566457123-20791-1-git-send-email-sam.shih@mediatek.com> MIME-Version: 1.0 Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: 8bit X-MTK: N Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Ryder Lee This adds a property "num-pwms" in example so that we could specify the number of PWM channels via device tree. Signed-off-by: Ryder Lee Signed-off-by: Sam Shih Reviewed-by: Matthias Brugger Acked-by: Uwe Kleine-König --- Changes since v5: - Add an Acked-by tag - This file is original v4 patch 5/10 (https://patchwork.kernel.org/patch/11102577/) Change-Id: I429048afeffa96f3f14533910efe242f88776043 --- Documentation/devicetree/bindings/pwm/pwm-mediatek.txt | 7 ++++--- 1 file changed, 4 insertions(+), 3 deletions(-) diff --git a/Documentation/devicetree/bindings/pwm/pwm-mediatek.txt b/Documentation/devicetree/bindings/pwm/pwm-mediatek.txt index 991728cb46cb..ea95b490a913 100644 --- a/Documentation/devicetree/bindings/pwm/pwm-mediatek.txt +++ b/Documentation/devicetree/bindings/pwm/pwm-mediatek.txt @@ -14,12 +14,12 @@ Required properties: has no clocks - "top": the top clock generator - "main": clock used by the PWM core - - "pwm1-8": the eight per PWM clocks for mt2712 - - "pwm1-6": the six per PWM clocks for mt7622 - - "pwm1-5": the five per PWM clocks for mt7623 + - "pwm1-N": the PWM clocks for each channel + where N starting from 1 to the maximum number of PWM channels - pinctrl-names: Must contain a "default" entry. - pinctrl-0: One property must exist for each entry in pinctrl-names. See pinctrl/pinctrl-bindings.txt for details of the property values. + - num-pwms: the number of PWM channels. Example: pwm0: pwm@11006000 { @@ -37,4 +37,5 @@ Example: "pwm3", "pwm4", "pwm5"; pinctrl-names = "default"; pinctrl-0 = <&pwm0_pins>; + num-pwms = <5>; }; -- 2.17.1