Received: by 2002:a25:8b12:0:0:0:0:0 with SMTP id i18csp826829ybl; Thu, 22 Aug 2019 05:36:31 -0700 (PDT) X-Google-Smtp-Source: APXvYqzOewxCdpf+xE8QRuu8/RCy/BBhR7GhHCLYSJnfuvJvgChCkoykbEV7+cLb945DE3N8Zvtn X-Received: by 2002:a17:902:e406:: with SMTP id ci6mr38194314plb.207.1566477391649; Thu, 22 Aug 2019 05:36:31 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1566477391; cv=none; d=google.com; s=arc-20160816; b=SWA5LHgslis1we8CPYpFlrj8UTQ5lHAkc9ZNTXm9+oqXqqDJ50I0nollxuU8Za0qaQ 82Q3D4yOLL5+McwAno/I+d10xENRVsc2P2PMDMZsawpVn4ocGKvtJUIJwTby+AtE7GCX qV1r7R3cVQLoEpaULtlIEgimnHk8SeCOC3mZHdflQx5L/yY2+835ogc1XxPnLRnJAvfX Dwq+ateunNz4JaL+AXaImTSs7jVfmNWX2fjm53CDyd4ugIMWmsARmWAw2MzNb45qInsK uD0zAuDRC06slmY7LbP+0nO2JKBVGHejeWBE7R8HPAagyByu/c3kRK9tfXTzeLXiqtM0 rSdg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:to:from; bh=SGMrL62wE7zEhpGA60uIIWLOpiSi63OksK5JHn+S5XQ=; b=Ksa57uClV9CSXGvLPIQA7pwiAb0MHwTCzu2thSaYJl4C3z86ua7OhHuMjDXhKdKPqK TJPpL0+gUiX9WXvogEczrEiMP7DYDYc+SuOHSzXmS4WA9YtLtJvXgxTzADPbEeHgPXlK 9N3GBLgIiIQIOPjVQZ/uz/hbdNu8IFjXSJLmSoVDff8AR76mAb8E6sHt2zi8fX01NQNq X/o7u4Hlc0elzO0NqG4qlFbubvZ7RYw2rMr92x8wGQpufAasCgfDiPQNhxgQMPLQmo6A E0x4lz2+Aya2slLFzpNMvLUysaEAoqEcWktnjowgUULWtmqK5hYsYCSey2GRbG+s8dws yO5g== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id q19si16669631pgg.521.2019.08.22.05.36.16; Thu, 22 Aug 2019 05:36:31 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2387777AbfHVKo0 (ORCPT + 99 others); Thu, 22 Aug 2019 06:44:26 -0400 Received: from honk.sigxcpu.org ([24.134.29.49]:34866 "EHLO honk.sigxcpu.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726687AbfHVKoY (ORCPT ); Thu, 22 Aug 2019 06:44:24 -0400 Received: from localhost (localhost [127.0.0.1]) by honk.sigxcpu.org (Postfix) with ESMTP id A958EFB05; Thu, 22 Aug 2019 12:44:19 +0200 (CEST) X-Virus-Scanned: Debian amavisd-new at honk.sigxcpu.org Received: from honk.sigxcpu.org ([127.0.0.1]) by localhost (honk.sigxcpu.org [127.0.0.1]) (amavisd-new, port 10024) with ESMTP id op8bJPHu9r8Q; Thu, 22 Aug 2019 12:44:17 +0200 (CEST) Received: by bogon.sigxcpu.org (Postfix, from userid 1000) id AC9724014E; Thu, 22 Aug 2019 12:44:16 +0200 (CEST) From: =?UTF-8?q?Guido=20G=C3=BCnther?= To: David Airlie , Daniel Vetter , Rob Herring , Mark Rutland , Shawn Guo , Sascha Hauer , Pengutronix Kernel Team , Fabio Estevam , NXP Linux Team , Andrzej Hajda , Neil Armstrong , Laurent Pinchart , Jonas Karlman , Jernej Skrabec , Lee Jones , =?UTF-8?q?Guido=20G=C3=BCnther?= , dri-devel@lists.freedesktop.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Robert Chiras , Sam Ravnborg , Arnd Bergmann Subject: [PATCH v3 1/2] dt-bindings: display/bridge: Add binding for NWL mipi dsi host controller Date: Thu, 22 Aug 2019 12:44:15 +0200 Message-Id: <36f62b431f32bc76e92d21e04dc48464aef43869.1566470526.git.agx@sigxcpu.org> X-Mailer: git-send-email 2.20.1 In-Reply-To: References: MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org The Northwest Logic MIPI DSI IP core can be found in NXPs i.MX8 SoCs. Signed-off-by: Guido Günther --- .../bindings/display/bridge/nwl-dsi.yaml | 155 ++++++++++++++++++ 1 file changed, 155 insertions(+) create mode 100644 Documentation/devicetree/bindings/display/bridge/nwl-dsi.yaml diff --git a/Documentation/devicetree/bindings/display/bridge/nwl-dsi.yaml b/Documentation/devicetree/bindings/display/bridge/nwl-dsi.yaml new file mode 100644 index 000000000000..24d17a6310dc --- /dev/null +++ b/Documentation/devicetree/bindings/display/bridge/nwl-dsi.yaml @@ -0,0 +1,155 @@ +# SPDX-License-Identifier: GPL-2.0 +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/display/bridge/nwl-dsi.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Northwest Logic MIPI-DSI controller on i.MX SoCs + +maintainers: + - Guido Gúnther + - Robert Chiras + +description: | + NWL MIPI-DSI host controller found on i.MX8 platforms. This is a dsi bridge for + the SOCs NWL MIPI-DSI host controller. + +properties: + compatible: + const: fsl,imx8mq-nwl-dsi + + reg: + maxItems: 1 + + interrupts: + maxItems: 1 + + clocks: + items: + - description: DSI core clock + - description: RX_ESC clock (used in escape mode) + - description: TX_ESC clock (used in escape mode) + - description: PHY_REF clock + + clock-names: + items: + - const: core + - const: rx_esc + - const: tx_esc + - const: phy_ref + + mux-controls: + description: + mux controller node to use for operating the input mux + + phys: + maxItems: 1 + description: + A phandle to the phy module representing the DPHY + + phy-names: + items: + - const: dphy + + power-domains: + maxItems: 1 + description: + A phandle to the power domain + + resets: + description: + phandles to the reset controller + items: + - description: dsi byte reset line + - description: dsi dpi reset line + - description: dsi esc reset line + - description: dsi pclk reset line + + reset-names: + items: + - const: byte + - const: dpi + - const: esc + - const: pclk + + ports: + type: object + description: + A node containing DSI input & output port nodes with endpoint + definitions as documented in + Documentation/devicetree/bindings/graph.txt. + + port@0: + type: object + description: + Input port node to receive pixel data from the + display controller + + port@1: + type: object + description: + DSI output port node to the panel or the next bridge + in the chain + +patternProperties: + "^panel@[0-9]+$": true + +required: + - clock-names + - clocks + - compatible + - interrupts + - mux-controls + - phy-names + - phys + - ports + - reg + - reset-names + - resets + +examples: + - | + + mipi_dsi: mipi_dsi@30a00000 { + #address-cells = <1>; + #size-cells = <0>; + compatible = "fsl,imx8mq-nwl-dsi"; + reg = <0x30A00000 0x300>; + clocks = <&clk 163>, <&clk 244>, <&clk 245>, <&clk 164>; + clock-names = "core", "rx_esc", "tx_esc", "phy_ref"; + interrupts = <0 34 4>; + mux-controls = <&mux 0>; + power-domains = <&pgc_mipi>; + resets = <&src 0>, <&src 1>, <&src 2>, <&src 3>; + reset-names = "byte", "dpi", "esc", "pclk"; + phys = <&dphy>; + phy-names = "dphy"; + + panel@0 { + compatible = "rocktech,jh057n00900"; + reg = <0>; + port@0 { + panel_in: endpoint { + remote-endpoint = <&mipi_dsi_out>; + }; + }; + }; + + ports { + #address-cells = <1>; + #size-cells = <0>; + + port@0 { + reg = <0>; + mipi_dsi_in: endpoint { + remote-endpoint = <&lcdif_mipi_dsi>; + }; + }; + port@1 { + reg = <1>; + mipi_dsi_out: endpoint { + remote-endpoint = <&panel_in>; + }; + }; + }; + }; -- 2.20.1