Received: by 2002:a25:8b12:0:0:0:0:0 with SMTP id i18csp1290856ybl; Thu, 22 Aug 2019 12:10:59 -0700 (PDT) X-Google-Smtp-Source: APXvYqwBal89JRgupmMHPYuP1hBoaAWqVTlYeYt7LFdtdB4AXQqzw6FEUFY/ocqnndqFvo1Q+kq/ X-Received: by 2002:a17:902:b084:: with SMTP id p4mr348828plr.309.1566501059242; Thu, 22 Aug 2019 12:10:59 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1566501059; cv=none; d=google.com; s=arc-20160816; b=SB8Olt2RMphF80G37SehVB4sm+RWNYMWWKZMxoC2ppJFvTKDBlUpjxh6IrBxL2lBQf 7PCY/RmJ/e0grIfW+YsVeIYJjuySNd8szXypYkzp3LidMKZfAcdiOStUCIjG6KkEbOEf 1i42f3tp+5ErU4h8UHKirVq0BvnGUR6LDe6JVzHJ2Y2Pm1EMLkvcRWuxS2aN3CroBw6X xzvbLUD+XHqQWTE/mr2P6xID3cHTWpO+8Z+OgBroPAkVfukJbe0k60ZP3BE+tIurJ7Yp jPm4b+rju8Qvg08cDtHSqRBgRnGuKp49Dgv3zum8t1bMDaoC/Ha69FslZMB6LQH/Y2Ra 17DQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=9OVx3jQWP4kZ5xJyqef16dDp2+r5/pkxkhk8LNAWmX4=; b=eeft/KGREmH6B54j0SwOXH/v/AJFUY1OoU6nFOESvHDoxcCRH5efm3sigjlyz7c5Z6 Pvsjb57EWdw3goLdcPf8xxvXwRwTQ3qHtGKFJHkkzggUOskKZPPYlRYiSjHvUopzBLzE c/C+vMzV+/FZ4HFBCmSdKNwJN2ytTwd1J4nR/SmEI9Bswq5KBHr7lOB7WmEw1f9mVGvk SKHFHX0TRCa+GSbGQdVcmzR0N5gHm404FrsAlDXn4QhclmqqwcPgKh1U7YbcdZYrCAJN ws85HrCUiaclsS/GNy29yv0edHtSTDu17XLnngMeIBNPWEqbQh9mjwZsml3yG4eTSL3b GToA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@baylibre-com.20150623.gappssmtp.com header.s=20150623 header.b=idQ8iW2x; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id f131si129492pgc.265.2019.08.22.12.10.43; Thu, 22 Aug 2019 12:10:59 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@baylibre-com.20150623.gappssmtp.com header.s=20150623 header.b=idQ8iW2x; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2388000AbfHVOZA (ORCPT + 99 others); Thu, 22 Aug 2019 10:25:00 -0400 Received: from mail-wr1-f67.google.com ([209.85.221.67]:40264 "EHLO mail-wr1-f67.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1728042AbfHVOZA (ORCPT ); Thu, 22 Aug 2019 10:25:00 -0400 Received: by mail-wr1-f67.google.com with SMTP id c3so5618648wrd.7 for ; Thu, 22 Aug 2019 07:24:59 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=baylibre-com.20150623.gappssmtp.com; s=20150623; h=from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=9OVx3jQWP4kZ5xJyqef16dDp2+r5/pkxkhk8LNAWmX4=; b=idQ8iW2xtN9Z7AliSk77ovUIB903UmaYQgKv3ApPk4O3q0V27W7ZDIobQ4+dlnAMiH cHbKdpngCnKxltSls1Y7TZXrbhU1iazWGtK96aKaaXSSWHc67X3E6Xl9RjMIylZOCkpO SHe2quUdPXW2RYKDJTf1SnjXzxANBS3R++T+aaNHCdOGH1KIkoSSS0FP+rfQu0/1Vf4g codkCiEWII91vRMM1SLUswJkkI//E4JAuruZMlk0uxgkqrSR9peFGZV98FGd5ScnoGz4 BAj9fMJ0xoNrRvwOEIs2jB2bw5eEYGkRFzgU3Y5GC3cwdcSiRYRNTQwAy2QlVCsuh/bB uf1A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=9OVx3jQWP4kZ5xJyqef16dDp2+r5/pkxkhk8LNAWmX4=; b=HLsinj6R+awJOj/awPslST5TvJwMNGilV7z0GvvnhtK+gAXPjtZsXdLw5BsCLo0+A/ Ry44QoZb78f0qmlEAws6+ZQz6YSiutlO5IVjwT3XYby/NYseiUXm8hjPtJOamWWXnFe8 lDNkSPUn0fp/jJcZZy/ZwoollmgYGrlu4ulqEeV5KfkQnjhgRP8uZWVHWfwmgPfqpwqb PUV4VlsN6Fu3EM/PDElRNqFd/G29YvCRufF/nYSHHXD6Vs+bW0rTqLWYUR9OdFh9PTaR cmIRIbS0MBZVeTLVVD2qdbx6jYd9JPpOzwzgdJkU8PD5axWbm0pzHYksPx6O8c8yRLDX 6+zg== X-Gm-Message-State: APjAAAXnZAZ+Ka4quAW67za8wfVoFMnOV0SEcI7w1aTcnO3+HMIVX+Xq 5oQHE0Wud4uz2RElPjagbbiVTg== X-Received: by 2002:adf:f281:: with SMTP id k1mr47694586wro.154.1566483898729; Thu, 22 Aug 2019 07:24:58 -0700 (PDT) Received: from bender.baylibre.local (176-150-251-154.abo.bbox.fr. [176.150.251.154]) by smtp.gmail.com with ESMTPSA id d17sm25806547wrm.52.2019.08.22.07.24.57 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 22 Aug 2019 07:24:58 -0700 (PDT) From: Neil Armstrong To: khilman@baylibre.com, jbrunet@baylibre.com Cc: Neil Armstrong , linux-clk@vger.kernel.org, linux-amlogic@lists.infradead.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Subject: [PATCH 0/6] arm64: meson-sm1: add support for DVFS Date: Thu, 22 Aug 2019 16:24:49 +0200 Message-Id: <20190822142455.12506-1-narmstrong@baylibre.com> X-Mailer: git-send-email 2.22.0 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Following DVFS support for the Amlogic G12A and G12B SoCs, this serie enables DVFS on the SM1 SoC for the SEI610 board. The SM1 Clock structure is slightly different because of the Cortex-A55 core used, having the capability for each core of a same cluster to run at a different frequency thanks to the newly used DynamIQ Shared Unit. This is why SM1 has a CPU clock tree for each core and for DynamIQ Shared Unit, with a bypass mux to use the CPU0 instead of the dedicated trees. The DSU uses a new GP1 PLL as default clock, thus GP1 is added as read-only. The SM1 OPPs has been taken from the Amlogic Vendor tree, and unlike G12A only a single version of the SoC is available. Dependencies: - patch 6 is based on the "arm64: meson: add support for SM1 Power Domains" serie, but is not a strong dependency, it will work without Neil Armstrong (6): dt-bindings: clk: meson: add sm1 periph clock controller bindings clk: meson: g12a: add support for SM1 GP1 PLL clk: meson: g12a: add support for SM1 DynamIQ Shared Unit clock clk: meson: g12a: add support for SM1 CPU 1, 2 & 3 clocks clk: meson: g12a: expose SM1 CPU 1, 2 & 3 clocks arm64: dts: meson-sm1-sei610: enable DVFS .../bindings/clock/amlogic,gxbb-clkc.txt | 1 + .../boot/dts/amlogic/meson-sm1-sei610.dts | 59 +- arch/arm64/boot/dts/amlogic/meson-sm1.dtsi | 69 +++ drivers/clk/meson/g12a.c | 544 ++++++++++++++++++ drivers/clk/meson/g12a.h | 26 +- include/dt-bindings/clock/g12a-clkc.h | 3 + 6 files changed, 697 insertions(+), 5 deletions(-) -- 2.22.0