Received: by 2002:a25:8b12:0:0:0:0:0 with SMTP id i18csp1246108ybl; Fri, 23 Aug 2019 16:06:51 -0700 (PDT) X-Google-Smtp-Source: APXvYqymM4demiMuPgUsqzUBMdVAthdSuwLgMiShYE67CK/CwuONzvVl1vCQ2vg058hcTtX0AqX4 X-Received: by 2002:a17:90a:f48d:: with SMTP id bx13mr7689236pjb.97.1566601611148; Fri, 23 Aug 2019 16:06:51 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1566601611; cv=none; d=google.com; s=arc-20160816; b=eHnozexZKeeony/Bnrrnzc1JQd8sHClQp4KbFpsDK0XUEf8ZoNeHDF3q9ccd+9RdxP b8HgdH7oRpXjMm+VqOZTSmm3SLydbtByjSHOOWYmiwaA0Az5DEpQ0q5jxhmQNwlZ1Kej 8ju5gfmdq3+/K1cPzZF56U23BKpI/I2ZofSg+LjUlfP/ut5GBMmOm50p3E0foOL1jUKB 3OqJe/wA2l7YE4TPpifkW3CwUrFzlH7vLE4xYpp+kCe/7egn2qCS7W8RVDJCVSD7st2M R4xiThtTPn51BP+b4ZpKhpD7Sf0nXLhH+TQoPMDKbLnX2Epa1DVD6EYu+RtCK35lc45u kM1w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:user-agent:in-reply-to :content-disposition:mime-version:references:message-id:subject:cc :to:from:date; bh=9QzXsI8X2cU4w3kJWMWAntkgbqI1jy4xPIHN+3Qwqps=; b=Zo6zwkqOO7Rr92kd1WKfeDQndWqEMvzn4K26I5P4v3T5xh4e6XP1ZFeWKCIq2NxvQs 6EMq5jZ/ql1XnzeKqqfBIjZaRg1sFCgQZc4pSaPmQCdqT/9WZKKZuSmmq05X75TS4akK wzwdBeKF/HqGAwPl+y7FMok8VX6A8Y9xOeJYrOxTiLAZaW4LfgURnYQrKmSYz0j1aT8+ r8YA8y3/OzeUotHcOpXcXZqjOgGkab7SZybpxE4+rZtRxrUnkHL/UqQvHLIwYgElh+Si DabSYvQXYbHim3ys0v9hmlZ4/fdmaZlG5IfudzdKhpo56O1J3piAqjeK1eWE0PpOd6yW jZUA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id l40si3631210plb.205.2019.08.23.16.06.35; Fri, 23 Aug 2019 16:06:51 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729690AbfHWLHe (ORCPT + 99 others); Fri, 23 Aug 2019 07:07:34 -0400 Received: from foss.arm.com ([217.140.110.172]:60306 "EHLO foss.arm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726247AbfHWLHd (ORCPT ); Fri, 23 Aug 2019 07:07:33 -0400 Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.121.207.14]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id E8065337; Fri, 23 Aug 2019 04:07:32 -0700 (PDT) Received: from e121166-lin.cambridge.arm.com (unknown [10.1.196.255]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id 417653F246; Fri, 23 Aug 2019 04:07:31 -0700 (PDT) Date: Fri, 23 Aug 2019 12:07:22 +0100 From: Lorenzo Pieralisi To: "Z.q. Hou" Cc: "linux-pci@vger.kernel.org" , "devicetree@vger.kernel.org" , "linux-kernel@vger.kernel.org" , "gustavo.pimentel@synopsys.com" , "jingoohan1@gmail.com" , "bhelgaas@google.com" , "robh+dt@kernel.org" , "mark.rutland@arm.com" , "shawnguo@kernel.org" , Leo Li , "andrew.murray@arm.com" , "M.h. Lian" Subject: Re: [PATCHv2 0/4] Layerscape: Remove num-lanes property from PCIe nodes Message-ID: <20190823110714.GA10257@e121166-lin.cambridge.arm.com> References: <20190820073022.24217-1-Zhiqiang.Hou@nxp.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20190820073022.24217-1-Zhiqiang.Hou@nxp.com> User-Agent: Mutt/1.9.4 (2018-02-28) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Tue, Aug 20, 2019 at 07:28:37AM +0000, Z.q. Hou wrote: > From: Hou Zhiqiang > > On FSL Layerscape SoCs, the number of lanes assigned to PCIe > controller is not fixed, it is determined by the selected > SerDes protocol. The current num-lanes indicates the max lanes > PCIe controller can support up to, instead of the lanes assigned > to the PCIe controller. This can result in PCIe link training fail > after hot-reset. > > Hou Zhiqiang (4): > dt-bindings: PCI: designware: Remove the num-lanes from Required > properties > PCI: dwc: Return directly when num-lanes is not found > ARM: dts: ls1021a: Remove num-lanes property from PCIe nodes > arm64: dts: fsl: Remove num-lanes property from PCIe nodes > > Documentation/devicetree/bindings/pci/designware-pcie.txt | 1 - > arch/arm/boot/dts/ls1021a.dtsi | 2 -- > arch/arm64/boot/dts/freescale/fsl-ls1012a.dtsi | 1 - > arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi | 3 --- > arch/arm64/boot/dts/freescale/fsl-ls1046a.dtsi | 6 ------ > arch/arm64/boot/dts/freescale/fsl-ls1088a.dtsi | 3 --- > arch/arm64/boot/dts/freescale/fsl-ls208xa.dtsi | 4 ---- > drivers/pci/controller/dwc/pcie-designware.c | 6 ++++-- > 8 files changed, 4 insertions(+), 22 deletions(-) Applied to pci/dwc for v5.4, thanks. Lorenzo