Received: by 2002:a25:8b12:0:0:0:0:0 with SMTP id i18csp1254524ybl; Fri, 23 Aug 2019 16:16:40 -0700 (PDT) X-Google-Smtp-Source: APXvYqxfsVrwMTlL2IXBhrhvz2+Ho7lN0CiGI/AQI8ZsTj2YXZcIv1zII33nlOypGFvI5qoukhXY X-Received: by 2002:a63:c203:: with SMTP id b3mr6094771pgd.450.1566602200447; Fri, 23 Aug 2019 16:16:40 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1566602200; cv=none; d=google.com; s=arc-20160816; b=aOFXnzsCbGJdrVvdzANDV/botBJ6lh6MjxDSTVTNpsdF+GAnP+VxP0/eRi4b/3JsWf izJW0enk2FzrMP3BOrnZcu5tomP5POoWkWf50t+nStcFTfirI76+bllXq2abE73604h9 vqQHbb+PI9evCDmAh0ZWKx47GBDXAr0u7eV0wx1BhY+l0mWBeJr88Q9cuM6i8Xzpyx5B leT7hh3O98HTHmD/ZUVf9AQQmM6R3Ojj3YNk5Iybv5qMTroW7fYgiaT6n6sFyB5jIb1V wO/ZLBckNVdWMMs4KpHka0tpgt21clI1E+aTz+OoDVK+1Mcgwxn95aurBMb2L5Ub1/xZ eLbw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:user-agent:in-reply-to :content-disposition:mime-version:references:message-id:subject:cc :to:from:date:ironport-sdr; bh=KGm6KyZ7MXATwKqThMkJVDLh+sJiVzYic5TblmzXkfE=; b=YEdd36meFtd1czFq2BZVx3ZQwXbdhq6XpZSVszQVTeCmLxbJbtOBn+NBDch3/NU/Xp D8MQLdWzli/uTGu6IFSllI+ZYU9eda2SKPT3nG1mP/wNHIaJ9ei+ufS5+YVTIAbmcvmg wGDNwOFN0KUsR54EUJRsDUKSPm1QaDChC+8eivaNiRCkXfCfdgeSoy1zCMFt0pY02bs/ 5O1hSQ/DWZcfTx+PywxmLUj0jPKDbuWqXKvACap4mgO2OxurpZ65IHfJiRpx/qJRobzQ 8FBjOtXw6FimjE5+jY9IXq+Nv+7kvay3W4pZKUtbn1ad4nxiuP9W672oAeMSsZVcgPAJ Vb7Q== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=microchip.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id w16si3337074pjn.71.2019.08.23.16.16.25; Fri, 23 Aug 2019 16:16:40 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=microchip.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2394688AbfHWM1A (ORCPT + 99 others); Fri, 23 Aug 2019 08:27:00 -0400 Received: from esa2.microchip.iphmx.com ([68.232.149.84]:47047 "EHLO esa2.microchip.iphmx.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725886AbfHWM1A (ORCPT ); Fri, 23 Aug 2019 08:27:00 -0400 Received-SPF: Pass (esa2.microchip.iphmx.com: domain of Horatiu.Vultur@microchip.com designates 198.175.253.82 as permitted sender) identity=mailfrom; client-ip=198.175.253.82; receiver=esa2.microchip.iphmx.com; envelope-from="Horatiu.Vultur@microchip.com"; x-sender="Horatiu.Vultur@microchip.com"; x-conformance=spf_only; x-record-type="v=spf1"; x-record-text="v=spf1 mx a:ushub1.microchip.com a:smtpout.microchip.com a:mx1.microchip.iphmx.com a:mx2.microchip.iphmx.com include:servers.mcsv.net include:mktomail.com include:spf.protection.outlook.com ~all" Received-SPF: None (esa2.microchip.iphmx.com: no sender authenticity information available from domain of postmaster@email.microchip.com) identity=helo; client-ip=198.175.253.82; receiver=esa2.microchip.iphmx.com; envelope-from="Horatiu.Vultur@microchip.com"; x-sender="postmaster@email.microchip.com"; x-conformance=spf_only Authentication-Results: esa2.microchip.iphmx.com; dkim=none (message not signed) header.i=none; spf=Pass smtp.mailfrom=Horatiu.Vultur@microchip.com; spf=None smtp.helo=postmaster@email.microchip.com; dmarc=pass (p=none dis=none) d=microchip.com IronPort-SDR: 3S8itRCuubr4EQaKc4s3EZsIR7USEjhVpMEtX0XZbLRyd+EQ/NmmRmwm3FyrAsbIrk2xPmCziy fewUzlskOel/niB0yw4VgPs59T34AvaS72F9Ohy72cJyCuZ95662cInGheRlwdRMoaUksM3G38 g9kd4VWekM407ITBX9ra8XgO9RYOaDAkZIJuxlipHDeato+TC3T7ktrp7equ+E3xb8M1jfyVJL zq+nMhxQoxuJGeh1Yy2Uoy6CGdgxe84GYMBkjjkQ1kMad+mjpo1sBmE0N95yHWkH51UkmVWhKR zLc= X-IronPort-AV: E=Sophos;i="5.64,421,1559545200"; d="scan'208";a="46293208" Received: from smtpout.microchip.com (HELO email.microchip.com) ([198.175.253.82]) by esa2.microchip.iphmx.com with ESMTP/TLS/AES256-SHA256; 23 Aug 2019 05:26:59 -0700 Received: from chn-vm-ex02.mchp-main.com (10.10.85.144) by chn-vm-ex01.mchp-main.com (10.10.85.143) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.1713.5; Fri, 23 Aug 2019 05:26:58 -0700 Received: from localhost (10.10.85.251) by chn-vm-ex02.mchp-main.com (10.10.85.144) with Microsoft SMTP Server id 15.1.1713.5 via Frontend Transport; Fri, 23 Aug 2019 05:26:58 -0700 Date: Fri, 23 Aug 2019 14:26:58 +0200 From: Horatiu Vultur To: Nikolay Aleksandrov CC: , , , , , , , Subject: Re: [PATCH 0/3] Add NETIF_F_HW_BRIDGE feature Message-ID: <20190823122657.njk2tcgur2zu74i7@soft-dev3.microsemi.net> References: <1566500850-6247-1-git-send-email-horatiu.vultur@microchip.com> <1e16da88-08c5-abd5-0a3e-b8e6c3db134a@cumulusnetworks.com> MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Disposition: inline In-Reply-To: User-Agent: NeoMutt/20180716 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org The 08/23/2019 01:26, Nikolay Aleksandrov wrote: > External E-Mail > > > On 8/23/19 1:09 AM, Nikolay Aleksandrov wrote: > > On 22/08/2019 22:07, Horatiu Vultur wrote: > >> Current implementation of the SW bridge is setting the interfaces in > >> promisc mode when they are added to bridge if learning of the frames is > >> enabled. > >> In case of Ocelot which has HW capabilities to switch frames, it is not > >> needed to set the ports in promisc mode because the HW already capable of > >> doing that. Therefore add NETIF_F_HW_BRIDGE feature to indicate that the > >> HW has bridge capabilities. Therefore the SW bridge doesn't need to set > >> the ports in promisc mode to do the switching. > >> This optimization takes places only if all the interfaces that are part > >> of the bridge have this flag and have the same network driver. > >> > >> If the bridge interfaces is added in promisc mode then also the ports part > >> of the bridge are set in promisc mode. > >> > >> Horatiu Vultur (3): > >> net: Add HW_BRIDGE offload feature > >> net: mscc: Use NETIF_F_HW_BRIDGE > >> net: mscc: Implement promisc mode. > >> > >> drivers/net/ethernet/mscc/ocelot.c | 26 ++++++++++++++++++++++++-- > >> include/linux/netdev_features.h | 3 +++ > >> net/bridge/br_if.c | 29 ++++++++++++++++++++++++++++- > >> net/core/ethtool.c | 1 + > >> 4 files changed, 56 insertions(+), 3 deletions(-) > >> > > > Hi Nikolay, > Just to clarify: > > IMO the name is misleading. > - that's not mandatory or anything, just saying people might get confused when they see it Naming is hard, I properly need to go back and find a better name once the patch is more mature and the problem/purpose is better understood. But you are right, this is a bad name, I will find a better one. > > > Why do the devices have to be from the same driver ? After seeing yours and Andrews comments I realize that I try to do two things, but I have only explained one of them. Here is what I was trying to do: A. Prevent ports from going into promisc mode, if it is not needed. B. Prevent adding the CPU to the flood-mask (in Ocelot we have a flood-mask controlling who should be included when flooding due to destination unknown). We have been thinking of these two as the same thing, but they are in fact quite different. It is because of "B" we had to require all the devices to be controlled by the same Switch. For item "A" I do not think we need this restriction. In this patch we will continue only focusing on item "A". Sorry for the confusion. I will do a new patch that does not have this restriction (which will also make it simpler). It just needs to check for the flag NETIF_F_HW_BRIDGE and if it is not set then set the port in promisc mode. To solve item "B", the network driver needs to detect if there is a foreign interfaces added to the bridge. If that is the case then to add the CPU port to the flooding mask otherwise no. But this part will be in a different patch series. > > This is too specific targeting some devices. Maybe I was wrong to mention specific HW in the commit message. The purpose of the patch was to add an optimization (not to copy all the frames to the CPU) for HW that is capable of learning and flooding the frames. I would expect that most switching HW would benefit from this. > > The bridge should not care what's the port device, it should be the other way Not sure I understand how that could be done. Are you suggesting that the flag belongs to another structure? If you have something specific in mind, then please let us know. > That was mostly a rhetorical question, it's obvious why but please add an explanation > at least in the commit message and please fix the typos in the comment. Also HW > is capable of doing switching, this needs some clarification that the whole process > stays in HW IIUC. More details here would be great. Yes, I will add more details in the commit message and in code. > > around, so adding device-specific code to the bridge is not ok. Isn't there a solution > > where you can use NETDEV_JOIN and handle it all from your driver ? > > Would all HW-learned entries be hidden from user-space in this case ? Yes, they would. But if the network driver will call 'call_switchdev_notifiers' with SWITCHDEV_FDB_ADD_TO_BRIDGE and SWITCHDEV_FDB_DEL_TO_BRIDGE then the SW will see these entries. > > > I.e. isn't there a way to do this without introducing a new feature flag ? I do not have any better ideas. > > -- /Horatiu