Received: by 2002:a25:8b12:0:0:0:0:0 with SMTP id i18csp1262977ybl; Fri, 23 Aug 2019 16:28:04 -0700 (PDT) X-Google-Smtp-Source: APXvYqxUe9d9BOLzXxIriQH1vFhMxZsU5Z/RiYhKTjMAaiYRrjYeb03aj0y344Xi6RGaOPZMVECV X-Received: by 2002:a62:1941:: with SMTP id 62mr8088970pfz.188.1566602883931; Fri, 23 Aug 2019 16:28:03 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1566602883; cv=none; d=google.com; s=arc-20160816; b=eUF8icGyG+/wuwB5eLw8YLpQZ8NmqW4t1Kg2xC2uXUCghGVq9NWGGCoCAfAumvnunt pzCwKHqfDc5bCj0vc6ZMGuqJcU6044f2sQDsSDsymD/BA8cLnPVOzmoo1PW90+K6mnWF bh+hiZdOY9Lh+DPBad4Wec9tS2oMRnTMVks2dEOsbv719d1DM71fk9bUasF8oUQLUm5D s5ZzipEAIZGDnLmPPaAqxuqEZlat5L8DaAJyjhjJK4jY9AK2GoHHGHGpvI/WPh+gwozo 97/r0Os+/OlvYzajheSuKwq8sF9zWLmjeuoVoyXg2rEXpKtSajD0zZYHzAMO1zi1kn3W T5wg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:user-agent:in-reply-to :content-disposition:mime-version:references:message-id:subject:cc :to:from:date; bh=HG0T9JtzQlUlK1DkKuPuXKAKp7az7vHSocDjod5Fmg0=; b=wFaSi424b2o5QxFNghuvDdY6tEI1FLVMFeYe/9CEIGTvz/suBg78TM/ACbo6a2Q0rL HunGy3erIc1VWkJ8CcZLyAMjLtZgeVrUoz8NGPtF0Bkv8qUxT/SXZzIy5DVrwpSI9rwy iMotzsuAE2GZnhxWZUrIuIVQMHca0gibS+SQJmAFhFieM11Cy/RMTF41LgAHZh1/XETC IxP+kyu2cFz28rMfQ5H+H/DBUyPMTzGPKuD8YrmegwHqtV1GFsNpCkqNoa/st0CqGreN 3NCFJjqHzdKaGpvg4jsduLaLtGfi/S9D/8F3dZ7DezjYtIABC7p+bSyIQzcgV3ycsoV8 rzsQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id h64si2999326pge.208.2019.08.23.16.27.49; Fri, 23 Aug 2019 16:28:03 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2390304AbfHWO2E (ORCPT + 99 others); Fri, 23 Aug 2019 10:28:04 -0400 Received: from foss.arm.com ([217.140.110.172]:35370 "EHLO foss.arm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1733026AbfHWO2A (ORCPT ); Fri, 23 Aug 2019 10:28:00 -0400 Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.121.207.14]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id 631C628; Fri, 23 Aug 2019 07:27:59 -0700 (PDT) Received: from localhost (unknown [10.37.6.20]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id AF57E3F718; Fri, 23 Aug 2019 07:27:58 -0700 (PDT) Date: Fri, 23 Aug 2019 15:27:57 +0100 From: Andrew Murray To: Xiaowei Bao Cc: bhelgaas@google.com, robh+dt@kernel.org, mark.rutland@arm.com, shawnguo@kernel.org, leoyang.li@nxp.com, kishon@ti.com, lorenzo.pieralisi@arm.co, arnd@arndb.de, gregkh@linuxfoundation.org, minghuan.Lian@nxp.com, mingkai.hu@nxp.com, roy.zang@nxp.com, jingoohan1@gmail.com, gustavo.pimentel@synopsys.com, linux-pci@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linuxppc-dev@lists.ozlabs.org Subject: Re: [PATCH v2 08/10] PCI: layerscape: Add EP mode support for ls1088a and ls2088a Message-ID: <20190823142756.GI14582@e119886-lin.cambridge.arm.com> References: <20190822112242.16309-1-xiaowei.bao@nxp.com> <20190822112242.16309-8-xiaowei.bao@nxp.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20190822112242.16309-8-xiaowei.bao@nxp.com> User-Agent: Mutt/1.10.1+81 (426a6c1) (2018-08-26) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Thu, Aug 22, 2019 at 07:22:40PM +0800, Xiaowei Bao wrote: > Add PCIe EP mode support for ls1088a and ls2088a, there are some > difference between LS1 and LS2 platform, so refactor the code of > the EP driver. > > Signed-off-by: Xiaowei Bao > --- > v2: > - New mechanism for layerscape EP driver. Was there a v1 of this patch? > > drivers/pci/controller/dwc/pci-layerscape-ep.c | 76 ++++++++++++++++++++------ > 1 file changed, 58 insertions(+), 18 deletions(-) > > diff --git a/drivers/pci/controller/dwc/pci-layerscape-ep.c b/drivers/pci/controller/dwc/pci-layerscape-ep.c > index 7ca5fe8..2a66f07 100644 > --- a/drivers/pci/controller/dwc/pci-layerscape-ep.c > +++ b/drivers/pci/controller/dwc/pci-layerscape-ep.c > @@ -20,27 +20,29 @@ > > #define PCIE_DBI2_OFFSET 0x1000 /* DBI2 base address*/ > > -struct ls_pcie_ep { > - struct dw_pcie *pci; > - struct pci_epc_features *ls_epc; > +#define to_ls_pcie_ep(x) dev_get_drvdata((x)->dev) > + > +struct ls_pcie_ep_drvdata { > + u32 func_offset; > + const struct dw_pcie_ep_ops *ops; > + const struct dw_pcie_ops *dw_pcie_ops; > }; > > -#define to_ls_pcie_ep(x) dev_get_drvdata((x)->dev) > +struct ls_pcie_ep { > + struct dw_pcie *pci; > + struct pci_epc_features *ls_epc; > + const struct ls_pcie_ep_drvdata *drvdata; > +}; > > static int ls_pcie_establish_link(struct dw_pcie *pci) > { > return 0; > } > > -static const struct dw_pcie_ops ls_pcie_ep_ops = { > +static const struct dw_pcie_ops dw_ls_pcie_ep_ops = { > .start_link = ls_pcie_establish_link, > }; > > -static const struct of_device_id ls_pcie_ep_of_match[] = { > - { .compatible = "fsl,ls-pcie-ep",}, > - { }, > -}; > - > static const struct pci_epc_features* > ls_pcie_ep_get_features(struct dw_pcie_ep *ep) > { > @@ -82,10 +84,44 @@ static int ls_pcie_ep_raise_irq(struct dw_pcie_ep *ep, u8 func_no, > } > } > > -static const struct dw_pcie_ep_ops pcie_ep_ops = { > +static unsigned int ls_pcie_ep_func_conf_select(struct dw_pcie_ep *ep, > + u8 func_no) > +{ > + struct dw_pcie *pci = to_dw_pcie_from_ep(ep); > + struct ls_pcie_ep *pcie = to_ls_pcie_ep(pci); > + u8 header_type; > + > + header_type = ioread8(pci->dbi_base + PCI_HEADER_TYPE); > + > + if (header_type & (1 << 7)) > + return pcie->drvdata->func_offset * func_no; > + else > + return 0; It looks like there isn't a PCI define for multi function, the nearest I could find was PCI_HEADER_TYPE_MULTIDEVICE in hotplug/ibmphp.h. A comment above the test might be helpful to explain the test. As the ls_pcie_ep_drvdata structures are static, the unset .func_offset will be initialised to 0, so you could just drop the test above. However something to the effect of the following may help spot misconfiguration: WARN_ON(func_no && !pcie->drvdata->func_offset); return pcie->drvdata->func_offset * func_no; The WARN is probably quite useful as if you are attempting to use non-zero functions and func_offset isn't set - then things may appear to work normally but actually will break horribly. Thanks, Andrew Murray > +} > + > +static const struct dw_pcie_ep_ops ls_pcie_ep_ops = { > .ep_init = ls_pcie_ep_init, > .raise_irq = ls_pcie_ep_raise_irq, > .get_features = ls_pcie_ep_get_features, > + .func_conf_select = ls_pcie_ep_func_conf_select, > +}; > + > +static const struct ls_pcie_ep_drvdata ls1_ep_drvdata = { > + .ops = &ls_pcie_ep_ops, > + .dw_pcie_ops = &dw_ls_pcie_ep_ops, > +}; > + > +static const struct ls_pcie_ep_drvdata ls2_ep_drvdata = { > + .func_offset = 0x20000, > + .ops = &ls_pcie_ep_ops, > + .dw_pcie_ops = &dw_ls_pcie_ep_ops, > +}; > + > +static const struct of_device_id ls_pcie_ep_of_match[] = { > + { .compatible = "fsl,ls1046a-pcie-ep", .data = &ls1_ep_drvdata }, > + { .compatible = "fsl,ls1088a-pcie-ep", .data = &ls2_ep_drvdata }, > + { .compatible = "fsl,ls2088a-pcie-ep", .data = &ls2_ep_drvdata }, > + { }, > }; > > static int __init ls_add_pcie_ep(struct ls_pcie_ep *pcie, > @@ -98,7 +134,7 @@ static int __init ls_add_pcie_ep(struct ls_pcie_ep *pcie, > int ret; > > ep = &pci->ep; > - ep->ops = &pcie_ep_ops; > + ep->ops = pcie->drvdata->ops; > > res = platform_get_resource_byname(pdev, IORESOURCE_MEM, "addr_space"); > if (!res) > @@ -137,14 +173,11 @@ static int __init ls_pcie_ep_probe(struct platform_device *pdev) > if (!ls_epc) > return -ENOMEM; > > - dbi_base = platform_get_resource_byname(pdev, IORESOURCE_MEM, "regs"); > - pci->dbi_base = devm_pci_remap_cfg_resource(dev, dbi_base); > - if (IS_ERR(pci->dbi_base)) > - return PTR_ERR(pci->dbi_base); > + pcie->drvdata = of_device_get_match_data(dev); > > - pci->dbi_base2 = pci->dbi_base + PCIE_DBI2_OFFSET; > pci->dev = dev; > - pci->ops = &ls_pcie_ep_ops; > + pci->ops = pcie->drvdata->dw_pcie_ops; > + > pcie->pci = pci; > > ls_epc->linkup_notifier = false, > @@ -152,6 +185,13 @@ static int __init ls_pcie_ep_probe(struct platform_device *pdev) > > pcie->ls_epc = ls_epc; > > + dbi_base = platform_get_resource_byname(pdev, IORESOURCE_MEM, "regs"); > + pci->dbi_base = devm_pci_remap_cfg_resource(dev, dbi_base); > + if (IS_ERR(pci->dbi_base)) > + return PTR_ERR(pci->dbi_base); > + > + pci->dbi_base2 = pci->dbi_base + PCIE_DBI2_OFFSET; > + > platform_set_drvdata(pdev, pcie); > > ret = ls_add_pcie_ep(pcie, pdev); > -- > 2.9.5 >