Received: by 2002:a25:8b12:0:0:0:0:0 with SMTP id i18csp2903876ybl; Sun, 25 Aug 2019 04:48:27 -0700 (PDT) X-Google-Smtp-Source: APXvYqziMU2/qD63pqrMs4o8L16BeNaYH75m4aRWvbyCz5Lrefxk68bw65CydcpwAtIAXOtJBcxe X-Received: by 2002:a63:4823:: with SMTP id v35mr11852013pga.138.1566733706867; Sun, 25 Aug 2019 04:48:26 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1566733706; cv=none; d=google.com; s=arc-20160816; b=bCACxQavRtr69apQnGGblN5V240lSF+rg6Zbf+/3KOVzcfc8B2AOXby4h1REXqAyqr z/I2+07oEn+PrXkkNykf2/blL9RZj3r4Z1v92VRHwXaI8a+sK3I5AyXR4A+AZ+kDn6BN imcZZJZ6aU36E/QksI4WInuK8AzEAGItM0hrX03uUSLili38Y7DPfENdtvdxeb/vgWox PkNsNXT1chzeV7bIFceCihvI/zENR6ZoQ/1VOtNNlPLfNOyl3ED+XQc9IlIgLtvwVg5f ag6WHZcelh5BSvjzJCioEU9kAx3P0xOiAhFYrau8dsjN0lcOe2W66Aq01lwS1ZhjQo+4 XnDQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :organization:references:in-reply-to:message-id:subject:cc:to:from :date; bh=TtXFWTo1a3UKkZUE9SdDbm8JbhBN9gm5i8spI7bgHNc=; b=IItAEnMSWsUriT5CF4XaEisJiMITzYn0SBQss0otCEBqm3E7h5NqiV6VdKHqIkqXbP BBi1+NUX7htXqcTdlBlveP+bdDwD+BBpPV8SqLSy+ZQu90SIviO+v63aUov0OV8/ql7y kYgE1lSsvRKnSUmXfGUnJV8XZxH0eM3Jrfpn5VH97sp3ZnJ7gdpiWYBh/aK9C35XMStC bLPtDf8IxrkzLslNB4jwbP3+usvWsjn9n+HKcBQ8FsLwDO3WeIWw1ToKPsNcRZ9fNbkt cJ1nrLVYeFzDJ6NbSsLCTTqHBSQ0gxApVh72LFKRWhLAc2+R3edtQsNtnLXnJPiA3A5Q RKeg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=collabora.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id f186si6232215pgc.438.2019.08.25.04.48.10; Sun, 25 Aug 2019 04:48:26 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=collabora.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727130AbfHYLrJ (ORCPT + 99 others); Sun, 25 Aug 2019 07:47:09 -0400 Received: from bhuna.collabora.co.uk ([46.235.227.227]:37908 "EHLO bhuna.collabora.co.uk" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726772AbfHYLrJ (ORCPT ); Sun, 25 Aug 2019 07:47:09 -0400 Received: from localhost (unknown [IPv6:2a01:e0a:2c:6930:5cf4:84a1:2763:fe0d]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) (Authenticated sender: bbrezillon) by bhuna.collabora.co.uk (Postfix) with ESMTPSA id 69EE82787E3; Sun, 25 Aug 2019 12:47:07 +0100 (BST) Date: Sun, 25 Aug 2019 13:47:04 +0200 From: Boris Brezillon To: Cc: , , , , , Subject: Re: [PATCH v2 3/7] mtd: spi_nor: Move manufacturer quad_enable() in ->default_init() Message-ID: <20190825134704.677c83d6@collabora.com> In-Reply-To: <20190824120027.14452-4-tudor.ambarus@microchip.com> References: <20190824120027.14452-1-tudor.ambarus@microchip.com> <20190824120027.14452-4-tudor.ambarus@microchip.com> Organization: Collabora X-Mailer: Claws Mail 3.17.3 (GTK+ 2.24.32; x86_64-redhat-linux-gnu) MIME-Version: 1.0 Content-Type: text/plain; charset=US-ASCII Content-Transfer-Encoding: 7bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Sat, 24 Aug 2019 12:00:41 +0000 wrote: > From: Tudor Ambarus > > The goal is to move the quad_enable manufacturer specific init in the > nor->manufacturer->fixups->default_init() > > The legacy quad_enable() implementation is spansion_quad_enable(), > select this method by default. > > Set specific manufacturer fixups->default_init() hooks to overwrite > the default quad_enable() implementation when needed. > > Signed-off-by: Tudor Ambarus > --- > drivers/mtd/spi-nor/spi-nor.c | 48 ++++++++++++++++++++++++++----------------- > 1 file changed, 29 insertions(+), 19 deletions(-) > > diff --git a/drivers/mtd/spi-nor/spi-nor.c b/drivers/mtd/spi-nor/spi-nor.c > index 27951e5a01e2..c9514dfd7d6d 100644 > --- a/drivers/mtd/spi-nor/spi-nor.c > +++ b/drivers/mtd/spi-nor/spi-nor.c > @@ -4150,13 +4150,38 @@ static int spi_nor_parse_sfdp(struct spi_nor *nor, > return err; > } > > +static void macronix_set_default_init(struct spi_nor *nor) > +{ > + nor->params.quad_enable = macronix_quad_enable; Since it's now supposed to be the default QE implementation I'd recommend renaming the function into default_quad_enable() (this can be done in a separate patch). Reviewed-by: Boris Brezillon > +} > + > +static void st_micron_set_default_init(struct spi_nor *nor) > +{ > + nor->params.quad_enable = NULL; > +} > + > /** > * spi_nor_manufacturer_init_params() - Initialize the flash's parameters and > - * settings based on ->default_init() hook. > + * settings based on MFR register and ->default_init() hook. > * @nor: pointer to a 'struct spi-nor'. > */ > static void spi_nor_manufacturer_init_params(struct spi_nor *nor) > { > + /* Init flash parameters based on MFR */ > + switch (JEDEC_MFR(nor->info)) { > + case SNOR_MFR_MACRONIX: > + macronix_set_default_init(nor); > + break; > + > + case SNOR_MFR_ST: > + case SNOR_MFR_MICRON: > + st_micron_set_default_init(nor); > + break; > + > + default: > + break; > + } > + > if (nor->info->fixups && nor->info->fixups->default_init) > nor->info->fixups->default_init(nor); > } > @@ -4168,6 +4193,9 @@ static int spi_nor_init_params(struct spi_nor *nor) > const struct flash_info *info = nor->info; > u8 i, erase_mask; > > + /* Initialize legacy flash parameters and settings. */ > + params->quad_enable = spansion_quad_enable; > + > /* Set SPI NOR sizes. */ > params->size = (u64)info->sector_size * info->n_sectors; > params->page_size = info->page_size; > @@ -4233,24 +4261,6 @@ static int spi_nor_init_params(struct spi_nor *nor) > SPINOR_OP_SE); > spi_nor_init_uniform_erase_map(map, erase_mask, params->size); > > - /* Select the procedure to set the Quad Enable bit. */ > - if (params->hwcaps.mask & (SNOR_HWCAPS_READ_QUAD | > - SNOR_HWCAPS_PP_QUAD)) { > - switch (JEDEC_MFR(info)) { > - case SNOR_MFR_MACRONIX: > - params->quad_enable = macronix_quad_enable; > - break; > - > - case SNOR_MFR_ST: > - case SNOR_MFR_MICRON: > - break; > - > - default: > - /* Kept only for backward compatibility purpose. */ > - params->quad_enable = spansion_quad_enable; > - break; > - } > - } > > spi_nor_manufacturer_init_params(nor); >