Received: by 2002:a25:8b12:0:0:0:0:0 with SMTP id i18csp3011679ybl; Sun, 25 Aug 2019 06:52:37 -0700 (PDT) X-Google-Smtp-Source: APXvYqyDZ38FayXTKwLS6gidJqBWKdVy41SY7nB5Hq7q+Q2GpelhJggyJnKzgbusYEJWZXpRQg/2 X-Received: by 2002:a17:902:8f90:: with SMTP id z16mr2249533plo.138.1566741156967; Sun, 25 Aug 2019 06:52:36 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1566741156; cv=none; d=google.com; s=arc-20160816; b=INdWNtSHh8Yi86F8oLm1rqE9uW1Rz0sMVwlJ0vrRTgll3si5BjH9ZuNR8hF/WIR6zZ 9pYhvAHffZnWCZCUlpKfqfVSRsDGtwX7jxdr3IAYdL4UsPSSf7AytjsGLulunqG9R7u7 1QAQjAlH9gJAyjpbh4CqryWh1LILj0JbvjZNqwTZuHANIZzVMi3e2CzQT1TN/aaO8dBa aI3lKpInnCuHvMcGsXINdwDKgJN6RZKAXb9YIaRJR9QKzfhGNDtbO2BvPjLa3tiodpsJ AyZja/rr4MJnNHSH2Zh8BjwmsnsGe8LlbLrTRgqFmbJvJFZWO/9FwkW5fHZvCcQCEBa8 AvbQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=DeYAiLlSqN6hFCQmI5QOVqvZf4weN0pXICCWrXzpHis=; b=WE8ql+Ws0UX3ZbgHH4GniFyDJ7Cauep55lKbnxRf215kUXF/Y4bEm/BLqcIXCLviYX NyJod/mMCGVnGAIBCNlXFczqJSvnl0iPjRHkXreeYU/fyVn5wPwHtZX2/cyj4imZugEc 6sVYuHlznCk1E/iePS1RxE62j9bh/5Wfqo9xjw8Cc+q2DyJ5iO5W2on3Bve17S9yJS7f tCCEM5uc1BdZN/YSiS5rguAhocG41zbb+RSaQtsqVzj8gn1XFUZN71BCA58diYFFRquT 7hHuSkIFi/JwDrSUvcKBKMAkVWHKjDoJkPWE54HOK7gxHkWT1V7PKvFbOSMYK4x61jbk HReA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id s4si7816835pfe.173.2019.08.25.06.52.22; Sun, 25 Aug 2019 06:52:36 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728671AbfHYNvR (ORCPT + 99 others); Sun, 25 Aug 2019 09:51:17 -0400 Received: from relay6-d.mail.gandi.net ([217.70.183.198]:46153 "EHLO relay6-d.mail.gandi.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1728653AbfHYNvO (ORCPT ); Sun, 25 Aug 2019 09:51:14 -0400 X-Originating-IP: 87.18.63.98 Received: from uno.homenet.telecomitalia.it (unknown [87.18.63.98]) (Authenticated sender: jacopo@jmondi.org) by relay6-d.mail.gandi.net (Postfix) with ESMTPSA id 05739C0006; Sun, 25 Aug 2019 13:51:08 +0000 (UTC) From: Jacopo Mondi To: laurent.pinchart@ideasonboard.com, kieran.bingham+renesas@ideasonboard.com, geert@linux-m68k.org, horms@verge.net.au, uli@fpond.eu, airlied@linux.ie, daniel@ffwll.ch Cc: Jacopo Mondi , koji.matsuoka.xm@renesas.com, muroya@ksk.co.jp, VenkataRajesh.Kalakodima@in.bosch.com, Harsha.ManjulaMallikarjun@in.bosch.com, linux-renesas-soc@vger.kernel.org, dri-devel@lists.freedesktop.org, linux-kernel@vger.kernel.org, Ulrich Hecht Subject: [PATCH v3 11/14] drm: rcar-du: crtc: Enable and disable CMMs Date: Sun, 25 Aug 2019 15:51:51 +0200 Message-Id: <20190825135154.11488-12-jacopo+renesas@jmondi.org> X-Mailer: git-send-email 2.23.0 In-Reply-To: <20190825135154.11488-1-jacopo+renesas@jmondi.org> References: <20190825135154.11488-1-jacopo+renesas@jmondi.org> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Enable/disable the CMM associated with a CRTC at CRTC start and stop time and enable the CMM unit through the Display Extensional Functions register at group setup time. Reviewed-by: Ulrich Hecht Reviewed-by: Laurent Pinchart Signed-off-by: Jacopo Mondi --- drivers/gpu/drm/rcar-du/rcar_du_crtc.c | 7 +++++++ drivers/gpu/drm/rcar-du/rcar_du_group.c | 8 ++++++++ drivers/gpu/drm/rcar-du/rcar_du_regs.h | 5 +++++ 3 files changed, 20 insertions(+) diff --git a/drivers/gpu/drm/rcar-du/rcar_du_crtc.c b/drivers/gpu/drm/rcar-du/rcar_du_crtc.c index 23f1d6cc1719..3dac605c3a67 100644 --- a/drivers/gpu/drm/rcar-du/rcar_du_crtc.c +++ b/drivers/gpu/drm/rcar-du/rcar_du_crtc.c @@ -21,6 +21,7 @@ #include #include +#include "rcar_cmm.h" #include "rcar_du_crtc.h" #include "rcar_du_drv.h" #include "rcar_du_encoder.h" @@ -619,6 +620,9 @@ static void rcar_du_crtc_stop(struct rcar_du_crtc *rcrtc) if (rcar_du_has(rcrtc->dev, RCAR_DU_FEATURE_VSP1_SOURCE)) rcar_du_vsp_disable(rcrtc); + if (rcrtc->cmm) + rcar_cmm_disable(rcrtc->cmm); + /* * Select switch sync mode. This stops display operation and configures * the HSYNC and VSYNC signals as inputs. @@ -686,6 +690,9 @@ static void rcar_du_crtc_atomic_enable(struct drm_crtc *crtc, } rcar_du_crtc_start(rcrtc); + + if (rcrtc->cmm) + rcar_cmm_enable(rcrtc->cmm); } static void rcar_du_crtc_atomic_disable(struct drm_crtc *crtc, diff --git a/drivers/gpu/drm/rcar-du/rcar_du_group.c b/drivers/gpu/drm/rcar-du/rcar_du_group.c index 9eee47969e77..25d0fc125d7a 100644 --- a/drivers/gpu/drm/rcar-du/rcar_du_group.c +++ b/drivers/gpu/drm/rcar-du/rcar_du_group.c @@ -147,6 +147,14 @@ static void rcar_du_group_setup(struct rcar_du_group *rgrp) rcar_du_group_setup_pins(rgrp); + if (rcar_du_has(rcdu, RCAR_DU_FEATURE_CMM)) { + u32 defr7 = DEFR7_CODE + | (rgrp->cmms_mask & BIT(1) ? DEFR7_CMME1 : 0) + | (rgrp->cmms_mask & BIT(0) ? DEFR7_CMME0 : 0); + + rcar_du_group_write(rgrp, DEFR7, defr7); + } + if (rcdu->info->gen >= 2) { rcar_du_group_setup_defr8(rgrp); rcar_du_group_setup_didsr(rgrp); diff --git a/drivers/gpu/drm/rcar-du/rcar_du_regs.h b/drivers/gpu/drm/rcar-du/rcar_du_regs.h index bc87f080b170..fb9964949368 100644 --- a/drivers/gpu/drm/rcar-du/rcar_du_regs.h +++ b/drivers/gpu/drm/rcar-du/rcar_du_regs.h @@ -197,6 +197,11 @@ #define DEFR6_MLOS1 (1 << 2) #define DEFR6_DEFAULT (DEFR6_CODE | DEFR6_TCNE1) +#define DEFR7 0x000ec +#define DEFR7_CODE (0x7779 << 16) +#define DEFR7_CMME1 BIT(6) +#define DEFR7_CMME0 BIT(4) + /* ----------------------------------------------------------------------------- * R8A7790-only Control Registers */ -- 2.22.0