Received: by 2002:a25:8b12:0:0:0:0:0 with SMTP id i18csp3807161ybl; Mon, 26 Aug 2019 00:28:11 -0700 (PDT) X-Google-Smtp-Source: APXvYqyYeI8VDFVIB0JxelXpogT4j2EaExllih/wGO0k9WABliYTlCnsrz6PNBDj1Ce6CO6BbkJd X-Received: by 2002:a63:1f03:: with SMTP id f3mr14944663pgf.249.1566804491768; Mon, 26 Aug 2019 00:28:11 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1566804491; cv=none; d=google.com; s=arc-20160816; b=cvqUbah+Yni3yFlZfMHgmkkguwLEQDYcOXAAM/lnd6Nr16aMh3GEmZ0Kdbk8ZC8Z7m hN7D9vC6zdn6Zzv7mq3HFKjRpZqocu+Bc5hcTWsYTKnCGY8ugs7azN5VwIae6OBbZxrP ztgd/G91gJ/VXta164B0Y5UO2Fx07hUViAa4HOHujnTm0b95w76hKbGOx7Ohks37MwXD yz5GQcA3Z0v0mJEOZ7hR7eSMWjeBsNSmVXs4YtbItXGt3GHjesex/hqSwsZjoqtp9eJO 5RzFPxNan3w5pWFjq+2POlOxngXA7G29DsfaDj09JIuBpC4TUI45cMyGkyPbSXtiaf2e 7ZnQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=vi+5MAs5YPmzj2/dMi2vTYN5J12g6DXwnBkbqOyuq8o=; b=bG4Oinf9ubww9skr9puX6M08IxhKb5Ql2XGQN+k4iIeN93vJKDlBuv8ZR70tfTen4A I3rLyd9m+PmBvF1PibyTctZ/iUwvad4TS44lB6MPepHbBw/GeKNG4kHTfLxaLIewQ+z5 ixUnW79NjC+y+TRooRZeH1Y2omKJd4HM+SAA482EEAdZrNJOyXMWF1ntJi9nYqq+La4i I5IdwRW1UjmXlJw28hu7v9aJRj4tIRv6kqZbct0xwpElvq2ZhZwsgcWGShyXdjObiMGk QkOEHh9f4YEsdYmLokxCLdVZ86Yo30jzvSy5NanqCxqCLCOxVVh54O+6QzCO9221igtl gDZw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@baylibre-com.20150623.gappssmtp.com header.s=20150623 header.b=PSbBqb6X; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id b10si2900852plk.367.2019.08.26.00.27.56; Mon, 26 Aug 2019 00:28:11 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@baylibre-com.20150623.gappssmtp.com header.s=20150623 header.b=PSbBqb6X; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729979AbfHZHZq (ORCPT + 99 others); Mon, 26 Aug 2019 03:25:46 -0400 Received: from mail-wr1-f67.google.com ([209.85.221.67]:33822 "EHLO mail-wr1-f67.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727963AbfHZHZp (ORCPT ); Mon, 26 Aug 2019 03:25:45 -0400 Received: by mail-wr1-f67.google.com with SMTP id s18so14269555wrn.1 for ; Mon, 26 Aug 2019 00:25:44 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=baylibre-com.20150623.gappssmtp.com; s=20150623; h=from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=vi+5MAs5YPmzj2/dMi2vTYN5J12g6DXwnBkbqOyuq8o=; b=PSbBqb6XZgEn2SRTKyC47UhqHnWOTSu2ER6bJb/T9wDwAMRSL/t+cR1GbxWep4zY8t bcDEPF+1mpeK6UFcBaLHyp4WK/oe0ow2VML4rHRfZHPw4lekBr+yRp04oU1Jum/Z4fNT BePoai6t+Y+ZHNeGEOfKmafXAPXOWjUtyzzoQuu3fA6+iXkrrA8/5z+RFcGTDbt96erC z9/RSt2NpYdJkaYkPYmHL5fYtMjKd2GadjZ3gco6SCSnGLp1YlkDecMWBpiG0ywgiqLB vbSnRwRVCMz3cLYImyKRaIrWA82ddWcF9IXn7mj3DrbJN7XCW7+iLLz8O2oOa1L7Gfp0 uqQg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=vi+5MAs5YPmzj2/dMi2vTYN5J12g6DXwnBkbqOyuq8o=; b=HdRa3C8N1gyZmWECstE55LZxjvQDjKDxMKCBGxPegrNmVH+Via8lcC7OJZ7NSR/Mkb /HVm8eT8rKL9XxiPT6hj+3ck5TwM9q2q9AMGNvQW5bUgFVVdOH7llldSZUWt7P4ENThm LJr/eUr8WNNIMhn3X4V4M+A2gpmVKG1n1f173nDocPxvjaXFqvpDBF7TQgL184DSrRgP w/HHIG+MsRgJkyjB7TgNR58AfKRCGsKtXkvVdYLRhOERphBQScdOI7/1QNxSMW4XOH3J rNWvF+nr51lD8317p2pJ2qwrXY17YGabdv8wqaoU0tf3XvN4S2gmZb4WTNgrLlsl0Gnx TlLg== X-Gm-Message-State: APjAAAUwBL2ti0BLA3fSmXlxjlvRUozJMag9E4naxvbvi19E3/q5qjoD qExfiSiFtkdKjd8O0zYTA5mnLw== X-Received: by 2002:adf:d4c6:: with SMTP id w6mr20804133wrk.98.1566804343185; Mon, 26 Aug 2019 00:25:43 -0700 (PDT) Received: from bender.baylibre.local (lmontsouris-657-1-212-31.w90-63.abo.wanadoo.fr. [90.63.244.31]) by smtp.gmail.com with ESMTPSA id a26sm10821324wmg.45.2019.08.26.00.25.42 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 26 Aug 2019 00:25:42 -0700 (PDT) From: Neil Armstrong To: khilman@baylibre.com, jbrunet@baylibre.com Cc: Neil Armstrong , linux-clk@vger.kernel.org, linux-amlogic@lists.infradead.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Subject: [PATCH v2 0/5] 0/6] arm64: meson-sm1: add support for DVFS Date: Mon, 26 Aug 2019 09:25:34 +0200 Message-Id: <20190826072539.27725-1-narmstrong@baylibre.com> X-Mailer: git-send-email 2.22.0 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Following DVFS support for the Amlogic G12A and G12B SoCs, this serie enables DVFS on the SM1 SoC for the SEI610 board. The SM1 Clock structure is slightly different because of the Cortex-A55 core used, having the capability for each core of a same cluster to run at a different frequency thanks to the newly used DynamIQ Shared Unit. This is why SM1 has a CPU clock tree for each core and for DynamIQ Shared Unit, with a bypass mux to use the CPU0 instead of the dedicated trees. The DSU uses a new GP1 PLL as default clock, thus GP1 is added as read-only. The SM1 OPPs has been taken from the Amlogic Vendor tree, and unlike G12A only a single version of the SoC is available. Dependencies: - patch 6 is based on the "arm64: meson: add support for SM1 Power Domains" serie, but is not a strong dependency, it will work without Changes since v1: - exposed GP1, DSU and CPU 1,2,3 clock in patch 1 Neil Armstrong (5): dt-bindings: clk: meson: add sm1 periph clock controller bindings clk: meson: g12a: add support for SM1 GP1 PLL clk: meson: g12a: add support for SM1 DynamIQ Shared Unit clock clk: meson: g12a: add support for SM1 CPU 1, 2 & 3 clocks arm64: dts: meson-sm1-sei610: enable DVFS .../bindings/clock/amlogic,gxbb-clkc.txt | 1 + .../boot/dts/amlogic/meson-sm1-sei610.dts | 59 +- arch/arm64/boot/dts/amlogic/meson-sm1.dtsi | 69 +++ drivers/clk/meson/g12a.c | 544 ++++++++++++++++++ drivers/clk/meson/g12a.h | 24 +- include/dt-bindings/clock/g12a-clkc.h | 5 + 6 files changed, 697 insertions(+), 5 deletions(-) -- 2.22.0