Received: by 2002:a25:8b12:0:0:0:0:0 with SMTP id i18csp5045091ybl; Mon, 26 Aug 2019 21:33:53 -0700 (PDT) X-Google-Smtp-Source: APXvYqxVcFgqE6mM7MiWqiDO29LXT5+wgJu23i06aupU4TbucbzKPvcXyGjX6IxjHCJHPHCClJRI X-Received: by 2002:a62:e516:: with SMTP id n22mr24257579pff.105.1566880432918; Mon, 26 Aug 2019 21:33:52 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1566880432; cv=none; d=google.com; s=arc-20160816; b=G2gLIUyqt4BV16AY/5mFmS0k+tRxDdHIMXK5NdEvH9rJFy8ZXspbTkbc8XGmNM7ir9 zl0xaeFbw1uFmHL9cPmlT1+ZLDE5cz2CB8Ddkv16RVOtGXG8DhSQCn0J+esMSg9Uupor TI/v1bYqLWZvh1pZsT8vYfDrNK6/x71T1MAfLDCqJ8GUVTSu7Pk5k6ZGlhp5dDrVWXTL rUJTGQcuxMxP7/teQd0Vwa1C8+t3t2iWGH6o8u68OmTHVlHY3GcdaSAk1tzl2w+Vjrop JZZngVrJW2i192af1tBLHZ+tcp0HZA1HgsVQN8d7iBp0X7/yKUykC5r4kGhaPbJ9mHst aL2w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding :content-language:in-reply-to:mime-version:user-agent:date :message-id:from:references:to:subject:dkim-signature; bh=EGiOipczL8Z4qduk+YMKG+sLDN+z7tLtIKAdz5Urf1g=; b=STANXD/50a1VaWPkhfyJSkRjmytdWtPCjpupuEZhad3CaOx64cXz+dUZMbnxe+PXkx AboxE7abSrEI0yDKbt/ffGj91U4vKvco0zGBbnPhHj6NGXcx4unWhU5SEzPL+Q07sY8M qXlVnBkfj7tl7R91vu2FpGcbfLu7dkLjtrO9p2EKYhjRUk+jBcDtKhe5wmcDYshUoBpS KMiQJtNh1xzUqtlVmvUjDUxLdCZ7PJIka/lgN4Obw/YPiRliZ9l1IN0GfjrK8z1MDiPe pdMnxIV97FTAxCsVIiLwlgPoL70BtsMLXKrlvnPrAByksVnfNxkI+2TjOZegae9OJW4G fbeg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=e5ER7gVf; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id j16si12448206pfh.0.2019.08.26.21.33.36; Mon, 26 Aug 2019 21:33:52 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=e5ER7gVf; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726054AbfH0EbR (ORCPT + 99 others); Tue, 27 Aug 2019 00:31:17 -0400 Received: from lelv0143.ext.ti.com ([198.47.23.248]:54762 "EHLO lelv0143.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725805AbfH0EbR (ORCPT ); Tue, 27 Aug 2019 00:31:17 -0400 Received: from lelv0266.itg.ti.com ([10.180.67.225]) by lelv0143.ext.ti.com (8.15.2/8.15.2) with ESMTP id x7R4Uv30063374; Mon, 26 Aug 2019 23:30:57 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1566880257; bh=EGiOipczL8Z4qduk+YMKG+sLDN+z7tLtIKAdz5Urf1g=; h=Subject:To:References:From:Date:In-Reply-To; b=e5ER7gVf8jGebfgTPRmTiA/eu561P8reYU/4LrD7VZJOJfmtYs7myetdEJErLjsvt 1Q4vIGabr8e/WWdMK2YwT63Z4Uc9bb1dIj+s1vT+JNJlU9weRpjEsJJi3C5TEpgXe8 STxGiBWDdDVTa63FpRu3ayaSS6+8RD92N0cxCim0= Received: from DLEE113.ent.ti.com (dlee113.ent.ti.com [157.170.170.24]) by lelv0266.itg.ti.com (8.15.2/8.15.2) with ESMTPS id x7R4Uucw065472 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Mon, 26 Aug 2019 23:30:56 -0500 Received: from DLEE104.ent.ti.com (157.170.170.34) by DLEE113.ent.ti.com (157.170.170.24) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1713.5; Mon, 26 Aug 2019 23:30:56 -0500 Received: from lelv0327.itg.ti.com (10.180.67.183) by DLEE104.ent.ti.com (157.170.170.34) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1713.5 via Frontend Transport; Mon, 26 Aug 2019 23:30:56 -0500 Received: from [172.24.145.136] (ileax41-snat.itg.ti.com [10.172.224.153]) by lelv0327.itg.ti.com (8.15.2/8.15.2) with ESMTP id x7R4Ur5O078337; Mon, 26 Aug 2019 23:30:54 -0500 Subject: Re: [RESEND PATCH v3 02/20] mtd: spi-nor: Use nor->params To: , , , , , , References: <20190826120821.16351-1-tudor.ambarus@microchip.com> <20190826120821.16351-3-tudor.ambarus@microchip.com> From: Vignesh Raghavendra Message-ID: <7430df6b-e31d-b77a-fe84-735fe1a3df18@ti.com> Date: Tue, 27 Aug 2019 10:01:31 +0530 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:60.0) Gecko/20100101 Thunderbird/60.8.0 MIME-Version: 1.0 In-Reply-To: <20190826120821.16351-3-tudor.ambarus@microchip.com> Content-Type: text/plain; charset="utf-8" Content-Language: en-US Content-Transfer-Encoding: 7bit X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 26/08/19 5:38 PM, Tudor.Ambarus@microchip.com wrote: > From: Tudor Ambarus > > The Flash parameters and settings are now stored in 'struct spi_nor'. > Use this instead of the stack allocated params. > > Few functions stop passing pointer to params, as they can get it from > 'struct spi_nor'. spi_nor_parse_sfdp() and children will keep passing > pointer to params because of the roll-back mechanism: in case the > parsing of SFDP fails, the legacy flash parameter and settings will be > restored. > > Zeroing params is no longer needed because all SPI NOR users kzalloc > 'struct spi_nor'. > > Signed-off-by: Tudor Ambarus > Reviewed-by: Boris Brezillon > --- Reviewed-by: Vignesh Raghavendra Regards Vignesh > v3: collect R-b > > drivers/mtd/spi-nor/spi-nor.c | 46 ++++++++++++++++++------------------------- > 1 file changed, 19 insertions(+), 27 deletions(-) > > diff --git a/drivers/mtd/spi-nor/spi-nor.c b/drivers/mtd/spi-nor/spi-nor.c > index d35dc6a97521..e9b9cd70a999 100644 > --- a/drivers/mtd/spi-nor/spi-nor.c > +++ b/drivers/mtd/spi-nor/spi-nor.c > @@ -2974,16 +2974,13 @@ static int spi_nor_spimem_check_pp(struct spi_nor *nor, > * spi_nor_spimem_adjust_hwcaps - Find optimal Read/Write protocol > * based on SPI controller capabilities > * @nor: pointer to a 'struct spi_nor' > - * @params: pointer to the 'struct spi_nor_flash_parameter' > - * representing SPI NOR flash capabilities > * @hwcaps: pointer to resulting capabilities after adjusting > * according to controller and flash's capability > */ > static void > -spi_nor_spimem_adjust_hwcaps(struct spi_nor *nor, > - const struct spi_nor_flash_parameter *params, > - u32 *hwcaps) > +spi_nor_spimem_adjust_hwcaps(struct spi_nor *nor, u32 *hwcaps) > { > + struct spi_nor_flash_parameter *params = &nor->params; > unsigned int cap; > > /* DTR modes are not supported yet, mask them all. */ > @@ -4129,16 +4126,13 @@ static int spi_nor_parse_sfdp(struct spi_nor *nor, > return err; > } > > -static int spi_nor_init_params(struct spi_nor *nor, > - struct spi_nor_flash_parameter *params) > +static int spi_nor_init_params(struct spi_nor *nor) > { > + struct spi_nor_flash_parameter *params = &nor->params; > struct spi_nor_erase_map *map = &nor->erase_map; > const struct flash_info *info = nor->info; > u8 i, erase_mask; > > - /* Set legacy flash parameters as default. */ > - memset(params, 0, sizeof(*params)); > - > /* Set SPI NOR sizes. */ > params->size = (u64)info->sector_size * info->n_sectors; > params->page_size = info->page_size; > @@ -4255,7 +4249,6 @@ static int spi_nor_init_params(struct spi_nor *nor, > } > > static int spi_nor_select_read(struct spi_nor *nor, > - const struct spi_nor_flash_parameter *params, > u32 shared_hwcaps) > { > int cmd, best_match = fls(shared_hwcaps & SNOR_HWCAPS_READ_MASK) - 1; > @@ -4268,7 +4261,7 @@ static int spi_nor_select_read(struct spi_nor *nor, > if (cmd < 0) > return -EINVAL; > > - read = ¶ms->reads[cmd]; > + read = &nor->params.reads[cmd]; > nor->read_opcode = read->opcode; > nor->read_proto = read->proto; > > @@ -4287,7 +4280,6 @@ static int spi_nor_select_read(struct spi_nor *nor, > } > > static int spi_nor_select_pp(struct spi_nor *nor, > - const struct spi_nor_flash_parameter *params, > u32 shared_hwcaps) > { > int cmd, best_match = fls(shared_hwcaps & SNOR_HWCAPS_PP_MASK) - 1; > @@ -4300,7 +4292,7 @@ static int spi_nor_select_pp(struct spi_nor *nor, > if (cmd < 0) > return -EINVAL; > > - pp = ¶ms->page_programs[cmd]; > + pp = &nor->params.page_programs[cmd]; > nor->program_opcode = pp->opcode; > nor->write_proto = pp->proto; > return 0; > @@ -4407,9 +4399,9 @@ static int spi_nor_select_erase(struct spi_nor *nor, u32 wanted_size) > } > > static int spi_nor_setup(struct spi_nor *nor, > - const struct spi_nor_flash_parameter *params, > const struct spi_nor_hwcaps *hwcaps) > { > + struct spi_nor_flash_parameter *params = &nor->params; > u32 ignored_mask, shared_mask; > bool enable_quad_io; > int err; > @@ -4426,7 +4418,7 @@ static int spi_nor_setup(struct spi_nor *nor, > * need to discard some of them based on what the SPI > * controller actually supports (using spi_mem_supports_op()). > */ > - spi_nor_spimem_adjust_hwcaps(nor, params, &shared_mask); > + spi_nor_spimem_adjust_hwcaps(nor, &shared_mask); > } else { > /* > * SPI n-n-n protocols are not supported when the SPI > @@ -4442,7 +4434,7 @@ static int spi_nor_setup(struct spi_nor *nor, > } > > /* Select the (Fast) Read command. */ > - err = spi_nor_select_read(nor, params, shared_mask); > + err = spi_nor_select_read(nor, shared_mask); > if (err) { > dev_err(nor->dev, > "can't select read settings supported by both the SPI controller and memory.\n"); > @@ -4450,7 +4442,7 @@ static int spi_nor_setup(struct spi_nor *nor, > } > > /* Select the Page Program command. */ > - err = spi_nor_select_pp(nor, params, shared_mask); > + err = spi_nor_select_pp(nor, shared_mask); > if (err) { > dev_err(nor->dev, > "can't select write settings supported by both the SPI controller and memory.\n"); > @@ -4553,11 +4545,11 @@ static const struct flash_info *spi_nor_match_id(const char *name) > int spi_nor_scan(struct spi_nor *nor, const char *name, > const struct spi_nor_hwcaps *hwcaps) > { > - struct spi_nor_flash_parameter params; > const struct flash_info *info = NULL; > struct device *dev = nor->dev; > struct mtd_info *mtd = &nor->mtd; > struct device_node *np = spi_nor_get_flash_node(nor); > + struct spi_nor_flash_parameter *params = &nor->params; > int ret; > int i; > > @@ -4639,7 +4631,7 @@ int spi_nor_scan(struct spi_nor *nor, const char *name, > nor->clear_sr_bp = spi_nor_clear_sr_bp; > > /* Parse the Serial Flash Discoverable Parameters table. */ > - ret = spi_nor_init_params(nor, ¶ms); > + ret = spi_nor_init_params(nor); > if (ret) > return ret; > > @@ -4649,7 +4641,7 @@ int spi_nor_scan(struct spi_nor *nor, const char *name, > mtd->type = MTD_NORFLASH; > mtd->writesize = 1; > mtd->flags = MTD_CAP_NORFLASH; > - mtd->size = params.size; > + mtd->size = params->size; > mtd->_erase = spi_nor_erase; > mtd->_read = spi_nor_read; > mtd->_resume = spi_nor_resume; > @@ -4688,18 +4680,18 @@ int spi_nor_scan(struct spi_nor *nor, const char *name, > mtd->flags |= MTD_NO_ERASE; > > mtd->dev.parent = dev; > - nor->page_size = params.page_size; > + nor->page_size = params->page_size; > mtd->writebufsize = nor->page_size; > > if (np) { > /* If we were instantiated by DT, use it */ > if (of_property_read_bool(np, "m25p,fast-read")) > - params.hwcaps.mask |= SNOR_HWCAPS_READ_FAST; > + params->hwcaps.mask |= SNOR_HWCAPS_READ_FAST; > else > - params.hwcaps.mask &= ~SNOR_HWCAPS_READ_FAST; > + params->hwcaps.mask &= ~SNOR_HWCAPS_READ_FAST; > } else { > /* If we weren't instantiated by DT, default to fast-read */ > - params.hwcaps.mask |= SNOR_HWCAPS_READ_FAST; > + params->hwcaps.mask |= SNOR_HWCAPS_READ_FAST; > } > > if (of_property_read_bool(np, "broken-flash-reset")) > @@ -4707,7 +4699,7 @@ int spi_nor_scan(struct spi_nor *nor, const char *name, > > /* Some devices cannot do fast-read, no matter what DT tells us */ > if (info->flags & SPI_NOR_NO_FR) > - params.hwcaps.mask &= ~SNOR_HWCAPS_READ_FAST; > + params->hwcaps.mask &= ~SNOR_HWCAPS_READ_FAST; > > /* > * Configure the SPI memory: > @@ -4716,7 +4708,7 @@ int spi_nor_scan(struct spi_nor *nor, const char *name, > * - set the SPI protocols for register and memory accesses. > * - set the Quad Enable bit if needed (required by SPI x-y-4 protos). > */ > - ret = spi_nor_setup(nor, ¶ms, hwcaps); > + ret = spi_nor_setup(nor, hwcaps); > if (ret) > return ret; > > -- Regards Vignesh