Received: by 2002:a25:8b12:0:0:0:0:0 with SMTP id i18csp5303778ybl; Tue, 27 Aug 2019 02:33:13 -0700 (PDT) X-Google-Smtp-Source: APXvYqysOeZ4ttZZG4TqRqMpyh+dH0Gcnda/IvlB5uvb0tKxydP1Uu0+jIabmrUWDeZSa83CQNCN X-Received: by 2002:a17:902:7049:: with SMTP id h9mr23922798plt.232.1566898393632; Tue, 27 Aug 2019 02:33:13 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1566898393; cv=none; d=google.com; s=arc-20160816; b=k2Ytqjb/HNqxp4GDAFyK4HDdbpxkNndVM1DbI2asp+mDkDrf+J1CjEg3ta9xCNHoyD KDsck/DaF+xKpsCvOV1/AVsQ28Pk3AnWDbAWY2iJEMZgxt6Q9Wpy5gorTXTN6zD0ExMx QCLxgBpMN99NuMDfCF/3ZENyQnDv7pOi1YYTAN6Pd8QfnWyRD3oEqoMsXFySNpawda/Z z/lmlmf72rTD/XaWh35Pzkjll5amKJz8KNHkKLMZa2Kk0NNQhU7uxcxUcJM19rQI3Bm1 TvMCRPdlnAftiH1HeHcUFHX+o5jSYqWoCi9vaYFFYnKkLLtuVD9ofbvTBHcB7VVk6kcQ 5aeg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :ironport-sdr; bh=11tHoG6kQZtxSY+P0mhCMxy5moxkVdT5FqWvF40p1jE=; b=UO2ZO6WEjLDYSiiGCgJeSKUdVb1uzGGsrNNHh7haB+2pDfRE3x+gE9AHEUZlSB0x+y ENvX6ZcXHi4UgQz9lvbnMCmgRwJLLl3iw2XOSN2jTO0Qt0RZTetWVQuy9MSP7mA6NbLa 4RF10yl30uJM88s8u1n3mhtG7rlz1QxZucGWJ1BxJl/51YC8WPCGlJhFkCR2a/Y2l1r5 l1e+SNKowZPFDK6B5dC7wgWcyd78Zcubgmnp6gyG25srFAIPh213USKeFYZt9ogi4vX4 jEvTh4HOgpU41q4tbSRhltDJifm//bDcBWkT/k4YqROxYtH4+wsiM0ly4j0nzPAdJojC V26g== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=microchip.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id i11si11580873pgk.309.2019.08.27.02.32.58; Tue, 27 Aug 2019 02:33:13 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=microchip.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729922AbfH0Jbb (ORCPT + 99 others); Tue, 27 Aug 2019 05:31:31 -0400 Received: from esa3.microchip.iphmx.com ([68.232.153.233]:11957 "EHLO esa3.microchip.iphmx.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1729852AbfH0Jb3 (ORCPT ); Tue, 27 Aug 2019 05:31:29 -0400 Received-SPF: Pass (esa3.microchip.iphmx.com: domain of Razvan.Stefanescu@microchip.com designates 198.175.253.82 as permitted sender) identity=mailfrom; client-ip=198.175.253.82; receiver=esa3.microchip.iphmx.com; envelope-from="Razvan.Stefanescu@microchip.com"; x-sender="Razvan.Stefanescu@microchip.com"; x-conformance=spf_only; x-record-type="v=spf1"; x-record-text="v=spf1 mx a:ushub1.microchip.com a:smtpout.microchip.com a:mx1.microchip.iphmx.com a:mx2.microchip.iphmx.com include:servers.mcsv.net include:mktomail.com include:spf.protection.outlook.com ~all" Received-SPF: None (esa3.microchip.iphmx.com: no sender authenticity information available from domain of postmaster@email.microchip.com) identity=helo; client-ip=198.175.253.82; receiver=esa3.microchip.iphmx.com; envelope-from="Razvan.Stefanescu@microchip.com"; x-sender="postmaster@email.microchip.com"; x-conformance=spf_only Authentication-Results: esa3.microchip.iphmx.com; dkim=none (message not signed) header.i=none; spf=Pass smtp.mailfrom=Razvan.Stefanescu@microchip.com; spf=None smtp.helo=postmaster@email.microchip.com; dmarc=pass (p=none dis=none) d=microchip.com IronPort-SDR: IoZAp5hx2bx5mAEHwX5AeKcwVJJ2UJ80Kf706x25uffIrOfPzEeGDZ0q8aSOU897343Q0IEYmY RTWQR6DUvQYLKvYDasGM6uPA7zP0wNtQyOWZiZ4JGWWVQwegLqsLYw/5V8V2Phha+STbPMbTgY L+aY+YmV8aTRC4ApxS3k/zzDsAaXKONjxmRoR7qRYe1+6/8cgWGILhy/Fe9OeUPsKrcNkvqsLC o/hivPk8hejORfh6TV7LUZFkH2x2oymY52UxlhsoEi4Ni8Tt/CmgHv3IFjriiKBeAM/sRVDH3V Jm4= X-IronPort-AV: E=Sophos;i="5.64,436,1559545200"; d="scan'208";a="46731633" Received: from smtpout.microchip.com (HELO email.microchip.com) ([198.175.253.82]) by esa3.microchip.iphmx.com with ESMTP/TLS/AES256-SHA256; 27 Aug 2019 02:31:28 -0700 Received: from chn-vm-ex03.mchp-main.com (10.10.85.151) by chn-vm-ex01.mchp-main.com (10.10.85.143) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.1713.5; Tue, 27 Aug 2019 02:31:27 -0700 Received: from rob-ult-m50855.microchip.com (10.10.85.251) by chn-vm-ex03.mchp-main.com (10.10.85.151) with Microsoft SMTP Server id 15.1.1713.5 via Frontend Transport; Tue, 27 Aug 2019 02:31:26 -0700 From: Razvan Stefanescu To: Woojung Huh , Microchip Linux Driver Support , Andrew Lunn , Vivien Didelot , Florian Fainelli , "David S . Miller" CC: , , "Razvan Stefanescu" Subject: [PATCH 3/4] net: dsa: microchip: fix interrupt mask Date: Tue, 27 Aug 2019 12:31:09 +0300 Message-ID: <20190827093110.14957-4-razvan.stefanescu@microchip.com> X-Mailer: git-send-email 2.20.1 In-Reply-To: <20190827093110.14957-1-razvan.stefanescu@microchip.com> References: <20190827093110.14957-1-razvan.stefanescu@microchip.com> MIME-Version: 1.0 Content-Transfer-Encoding: 7BIT Content-Type: text/plain; charset=US-ASCII Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Global Interrupt Mask Register comprises of Lookup Engine (LUE) Interrupt Mask (bit 31) and GPIO Pin Output Trigger and Timestamp Unit Interrupt Mask (bit 29). This corrects LUE bit. Signed-off-by: Razvan Stefanescu --- drivers/net/dsa/microchip/ksz9477_reg.h | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) diff --git a/drivers/net/dsa/microchip/ksz9477_reg.h b/drivers/net/dsa/microchip/ksz9477_reg.h index 2938e892b631..f3949d7b9bbd 100644 --- a/drivers/net/dsa/microchip/ksz9477_reg.h +++ b/drivers/net/dsa/microchip/ksz9477_reg.h @@ -76,7 +76,7 @@ #define TRIG_TS_INT BIT(30) #define APB_TIMEOUT_INT BIT(29) -#define SWITCH_INT_MASK (TRIG_TS_INT | APB_TIMEOUT_INT) +#define SWITCH_INT_MASK (LUE_INT | TRIG_TS_INT) #define REG_SW_PORT_INT_STATUS__4 0x0018 #define REG_SW_PORT_INT_MASK__4 0x001C -- 2.20.1