Received: by 2002:a25:8b12:0:0:0:0:0 with SMTP id i18csp849120ybl;
        Wed, 28 Aug 2019 06:17:52 -0700 (PDT)
X-Google-Smtp-Source: APXvYqyrHQ3qKq3pBDXh8kUFi1eB76C3EWfK9Hz0aCFSjfbo7CrACbvb5I66aF+GKdk7DcrPeb9t
X-Received: by 2002:a62:764f:: with SMTP id r76mr4501638pfc.149.1566998272265;
        Wed, 28 Aug 2019 06:17:52 -0700 (PDT)
ARC-Seal: i=1; a=rsa-sha256; t=1566998272; cv=none;
        d=google.com; s=arc-20160816;
        b=G0TiQVepfrfySieNS3bVDnwjEteyjuriQK0/8agNqFLJaD3a7IvsAYhfLfrAdmRsNW
         I8h3eF7PE2F3r/faw1XzuYOWm+F2yHsiAp5XqCbNV8QGnIVt58r8EKG+z8DpncGYlm5d
         T8Ks0xM7B0eNsvvyOANGahvnhtwqqxIF5sWFzjgERnSaKDL2JTy4b5x5/5kN8ook9+5P
         g7dW0DS0iqHRwLkyQ5gFU62sGdElIpQ014AK5Ib7YIDUcLXyfHvWH3V/OI1e6GJZprvE
         hclNNNjGhvvWh+vf8RFqOMYt/w2rlkTDzJ8YFHWSagmW7TraVdM/zzg/2cQ7pRRTjtYa
         RDPg==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:dkim-signature:mime-version:references
         :in-reply-to:message-id:date:subject:cc:to:from;
        bh=GrIQUJXJ5mGlOCZUW6APuuIPF+C+8wHN5ZiBW18kwPM=;
        b=WrC1txxPNa2LYWQ04HHluQx28Y7d5t7evD6fH3N4M61lEf56lXVa+GdeyoQoN/b7rJ
         qzmoM0WT8LmWwohpIEmNVG7lou90CsueM+ugA+ezt2dc1LRujs1FHEe/DLtGWxxHr7By
         ZQ8PxLVp/KqMZ5pvbgmthlI4WmQW8ZeFcIfVI4iZEXyUmhDBRNdh3G8Vd/RY6hblrqdi
         LVY/cjVDQPqFwCIATbot2iTB6DWXw6wXvtwXPvxxBVBQo9mmJ+X/GvOPnTMj1t4lQEMA
         8mpaBVcXkvGAs6EISDOS3JjhJIXABGIEarVLZlne8x7pe6uASfpggo9dW+YfeqHyKAr8
         Fyrg==
ARC-Authentication-Results: i=1; mx.google.com;
       dkim=pass header.i=@nvidia.com header.s=n1 header.b=NaQ0tndU;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com
Return-Path: <linux-kernel-owner@vger.kernel.org>
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id v27si2214775pgn.14.2019.08.28.06.17.35;
        Wed, 28 Aug 2019 06:17:52 -0700 (PDT)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Authentication-Results: mx.google.com;
       dkim=pass header.i=@nvidia.com header.s=n1 header.b=NaQ0tndU;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1726974AbfH1NP4 (ORCPT <rfc822;radocaj.bane@gmail.com>
        + 99 others); Wed, 28 Aug 2019 09:15:56 -0400
Received: from hqemgate15.nvidia.com ([216.228.121.64]:16285 "EHLO
        hqemgate15.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1726706AbfH1NPz (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Wed, 28 Aug 2019 09:15:55 -0400
Received: from hqpgpgate101.nvidia.com (Not Verified[216.228.121.13]) by hqemgate15.nvidia.com (using TLS: TLSv1.2, DES-CBC3-SHA)
        id <B5d667e8d0000>; Wed, 28 Aug 2019 06:15:57 -0700
Received: from hqmail.nvidia.com ([172.20.161.6])
  by hqpgpgate101.nvidia.com (PGP Universal service);
  Wed, 28 Aug 2019 06:15:55 -0700
X-PGP-Universal: processed;
        by hqpgpgate101.nvidia.com on Wed, 28 Aug 2019 06:15:55 -0700
Received: from HQMAIL111.nvidia.com (172.20.187.18) by HQMAIL111.nvidia.com
 (172.20.187.18) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Wed, 28 Aug
 2019 13:15:54 +0000
Received: from hqnvemgw02.nvidia.com (172.16.227.111) by HQMAIL111.nvidia.com
 (172.20.187.18) with Microsoft SMTP Server (TLS) id 15.0.1473.3 via Frontend
 Transport; Wed, 28 Aug 2019 13:15:54 +0000
Received: from vidyas-desktop.nvidia.com (Not Verified[10.24.37.38]) by hqnvemgw02.nvidia.com with Trustwave SEG (v7,5,8,10121)
        id <B5d667e860001>; Wed, 28 Aug 2019 06:15:54 -0700
From:   Vidya Sagar <vidyas@nvidia.com>
To:     <lorenzo.pieralisi@arm.com>, <bhelgaas@google.com>,
        <robh+dt@kernel.org>, <thierry.reding@gmail.com>,
        <jonathanh@nvidia.com>, <andrew.murray@arm.com>
CC:     <kishon@ti.com>, <gustavo.pimentel@synopsys.com>,
        <digetx@gmail.com>, <mperttunen@nvidia.com>,
        <linux-pci@vger.kernel.org>, <devicetree@vger.kernel.org>,
        <linux-tegra@vger.kernel.org>, <linux-kernel@vger.kernel.org>,
        <linux-arm-kernel@lists.infradead.org>, <kthota@nvidia.com>,
        <mmaddireddy@nvidia.com>, <vidyas@nvidia.com>, <sagar.tv@gmail.com>
Subject: [PATCH V2 5/6] arm64: tegra: Add configuration for PCIe C5 sideband signals
Date:   Wed, 28 Aug 2019 18:45:04 +0530
Message-ID: <20190828131505.28475-6-vidyas@nvidia.com>
X-Mailer: git-send-email 2.17.1
In-Reply-To: <20190828131505.28475-1-vidyas@nvidia.com>
References: <20190828131505.28475-1-vidyas@nvidia.com>
X-NVConfidentiality: public
MIME-Version: 1.0
Content-Type: text/plain
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1;
        t=1566998157; bh=GrIQUJXJ5mGlOCZUW6APuuIPF+C+8wHN5ZiBW18kwPM=;
        h=X-PGP-Universal:From:To:CC:Subject:Date:Message-ID:X-Mailer:
         In-Reply-To:References:X-NVConfidentiality:MIME-Version:
         Content-Type;
        b=NaQ0tndUBQhf8oiWm06tYz4X8UXV/AjSI/wkKECPugewN+uGwFN+kPwcrkUIj/A1P
         iMGPfTUU15rbzDxvsBHYWaDMnAYwK4zrHfqoqk0Bhp6XeZu6/dSpFoMvhdjr9T8vse
         ouEH0IILWRGeLkayGDOYFQ1De+dIPkr2QBZjjvWyOx08lKx2eqArHITWCK8KD21nNP
         I8hamZ+1/FDCHcAyEDaemPqc4qKvEAL1tjhDzwmFrBvmWUZ2GZ1KnqSC7dzqQptjRV
         H+XbtCB7IVVuZ4sWo0SoEYh96x4zBteDbQUbSUgtHc2NRWfHMIEyPnWx6mMQRUKUiu
         Qs4R5IpFu3cQg==
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

Add support to configure PCIe C5's sideband signals PERST# and CLKREQ#
as output and bi-directional signals respectively which unlike other
PCIe controllers sideband signals are not configured by default.

Signed-off-by: Vidya Sagar <vidyas@nvidia.com>
---
V2:
* None

 arch/arm64/boot/dts/nvidia/tegra194.dtsi | 38 +++++++++++++++++++++++-
 1 file changed, 37 insertions(+), 1 deletion(-)

diff --git a/arch/arm64/boot/dts/nvidia/tegra194.dtsi b/arch/arm64/boot/dts/nvidia/tegra194.dtsi
index adebbbf36bd0..3c0cf54f0aab 100644
--- a/arch/arm64/boot/dts/nvidia/tegra194.dtsi
+++ b/arch/arm64/boot/dts/nvidia/tegra194.dtsi
@@ -3,8 +3,9 @@
 #include <dt-bindings/gpio/tegra194-gpio.h>
 #include <dt-bindings/interrupt-controller/arm-gic.h>
 #include <dt-bindings/mailbox/tegra186-hsp.h>
-#include <dt-bindings/reset/tegra194-reset.h>
+#include <dt-bindings/pinctrl/pinctrl-tegra.h>
 #include <dt-bindings/power/tegra194-powergate.h>
+#include <dt-bindings/reset/tegra194-reset.h>
 #include <dt-bindings/thermal/tegra194-bpmp-thermal.h>
 
 / {
@@ -130,6 +131,38 @@
 			};
 		};
 
+		pinmux: pinmux@2430000 {
+			compatible = "nvidia,tegra194-pinmux";
+			reg = <0x2430000 0x17000
+			       0xc300000 0x4000>;
+
+			status = "okay";
+
+			pex_rst_c5_out_state: pex_rst_c5_out {
+				pex_rst {
+					nvidia,pins = "pex_l5_rst_n_pgg1";
+					nvidia,schmitt = <TEGRA_PIN_DISABLE>;
+					nvidia,lpdr = <TEGRA_PIN_ENABLE>;
+					nvidia,enable-input = <TEGRA_PIN_DISABLE>;
+					nvidia,io-high-voltage = <TEGRA_PIN_ENABLE>;
+					nvidia,tristate = <TEGRA_PIN_DISABLE>;
+					nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				};
+			};
+
+			clkreq_c5_bi_dir_state: clkreq_c5_bi_dir {
+				clkreq {
+					nvidia,pins = "pex_l5_clkreq_n_pgg0";
+					nvidia,schmitt = <TEGRA_PIN_DISABLE>;
+					nvidia,lpdr = <TEGRA_PIN_ENABLE>;
+					nvidia,enable-input = <TEGRA_PIN_ENABLE>;
+					nvidia,io-high-voltage = <TEGRA_PIN_ENABLE>;
+					nvidia,tristate = <TEGRA_PIN_DISABLE>;
+					nvidia,pull = <TEGRA_PIN_PULL_NONE>;
+				};
+			};
+		};
+
 		uarta: serial@3100000 {
 			compatible = "nvidia,tegra194-uart", "nvidia,tegra20-uart";
 			reg = <0x03100000 0x40>;
@@ -1365,6 +1398,9 @@
 		num-viewport = <8>;
 		linux,pci-domain = <5>;
 
+		pinctrl-names = "default";
+		pinctrl-0 = <&pex_rst_c5_out_state>, <&clkreq_c5_bi_dir_state>;
+
 		clocks = <&bpmp TEGRA194_CLK_PEX1_CORE_5>,
 			<&bpmp TEGRA194_CLK_PEX1_CORE_5M>;
 		clock-names = "core", "core_m";
-- 
2.17.1