Received: by 2002:a25:8b12:0:0:0:0:0 with SMTP id i18csp1829014ybl; Wed, 28 Aug 2019 22:42:51 -0700 (PDT) X-Google-Smtp-Source: APXvYqzkTE0k6RrfIPDC7nNYZGa4FDJ5bRkEq5JWxLZFVkGbGcVUb2a9f1HLpIxFWaYeSQYskggo X-Received: by 2002:a17:90a:c08f:: with SMTP id o15mr8173634pjs.31.1567057371610; Wed, 28 Aug 2019 22:42:51 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1567057371; cv=none; d=google.com; s=arc-20160816; b=nTxPoTsUD4v4hKKvnx4TBrgIQ0TA8YV9MI2qZOUTtTrC6eW1Qh/A8WkzX3YKZ6aoOq NLT52EvyMUOkxGUd05OXNaFAK1hFHmqXaM/M+83MuFoHgW35AStm7r2RiQ3Z+Oe/ouH0 5DGfF4OJXRcTSJskqYbgFR+K+S3SPnwM+76C/wrF6sRf03F4u/PudUGNEmw21AWds6hY WUlXP/v6Pg2J27HPsuKxv4+PC//yDFQNmAcL/+HRCJqvjyOPNFtNyKRVNDs6tdAwrW+S JDHzizjRnaHGVvXQGXT7n1QttB2CSAhBXRE9tH7SlA4eYotJNSNN9Tb9jw2tkME2xEvO VpCg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from; bh=3mSZk80VSypBPrKsmNZSkxxCiVsS96nk32/EF2uCgqg=; b=PBXHw4EIYRaG2dqwQ/h01J/7VIm+2LWj8DvLxssdOT5viMCN9ixgG9pZvBo9RPWKOp zvYCXvXtzPrbFjNtE4qTndcxLwgbTwu5zHla4XilnpPT4O2XfMlA40V38cA/PWqGNzj4 G0H3UBO+kFcN00aWwQLWGUUhBgmSZSuXyU6JacLXDDxmcwgGqL+yacnoqEL0LtJ5C1Fw g8GbFqHlgg+zY3rABDRPLPn3Li4S8/xAAlLtW9Ofd1qwKMrk1KKRRL4j2wzQEGMZfWXT 8MKLm4itj/RgX5zcVvGB6bsA8JRUEAhPlNqLaIIotXRfiZOsSVXjTB+FRYaTpNMqzMpr 6/fQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=mediatek.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id l10si1064602pgp.411.2019.08.28.22.42.36; Wed, 28 Aug 2019 22:42:51 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=mediatek.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727568AbfH2Flp (ORCPT + 99 others); Thu, 29 Aug 2019 01:41:45 -0400 Received: from mailgw02.mediatek.com ([210.61.82.184]:18733 "EHLO mailgw02.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S1727447AbfH2Flp (ORCPT ); Thu, 29 Aug 2019 01:41:45 -0400 X-UUID: eae95633c29f4b4ca9f093b9f1eeac37-20190829 X-UUID: eae95633c29f4b4ca9f093b9f1eeac37-20190829 Received: from mtkcas08.mediatek.inc [(172.21.101.126)] by mailgw02.mediatek.com (envelope-from ) (Cellopoint E-mail Firewall v4.1.10 Build 0809 with TLS) with ESMTP id 1111633391; Thu, 29 Aug 2019 13:41:39 +0800 Received: from MTKCAS06.mediatek.inc (172.21.101.30) by mtkmbs08n2.mediatek.inc (172.21.101.56) with Microsoft SMTP Server (TLS) id 15.0.1395.4; Thu, 29 Aug 2019 13:41:44 +0800 Received: from mtksdccf07.mediatek.inc (172.21.84.99) by MTKCAS06.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1395.4 via Frontend Transport; Thu, 29 Aug 2019 13:41:44 +0800 From: Sam Shih To: Rob Herring , Mark Rutland , Matthias Brugger , Thierry Reding CC: Ryder Lee , John Crispin , , , , , Sam Shih Subject: [PATCH v6 03/11] pwm: mediatek: remove a property "has-clks" Date: Thu, 29 Aug 2019 13:39:12 +0800 Message-ID: <1567057160-552-4-git-send-email-sam.shih@mediatek.com> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1567057160-552-1-git-send-email-sam.shih@mediatek.com> References: <1567057160-552-1-git-send-email-sam.shih@mediatek.com> MIME-Version: 1.0 Content-Type: text/plain X-TM-SNTS-SMTP: 8D2F3E0696329E530728660C02C123A9247CFD883437B048529CD58A5044D3E72000:8 X-MTK: N Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org We can use fixed-clock to repair mt7628 pwm during configure from userspace. The SoC is legacy MIPS and has no complex clock tree. Due to we can get clock frequency for period calculation from DT fixed-clock, so we can remove has-clock property, and directly use devm_clk_get and clk_get_rate. Signed-off-by: Ryder Lee Signed-off-by: Sam Shih --- Changes since v6: Based on fixed-clock in DT, we can remove has-clks property Changes since v5: 1. Follow reviewer's comments Make the changes of fix mt7628 pwm as a single patch Changes since v4: - Follow reviewers's comments 1. use pc->soc->has_clks to check clocks exist or not. 2. Add error message when probe() unable to get clks - Fixes bug when SoC is old mips which has no complex clock tree. if clocks not exist, use the new property from DT to apply period caculation; otherwise, use clk_get_rate to get clock frequency and apply period caculation. --- drivers/pwm/pwm-mediatek.c | 19 +++++-------------- 1 file changed, 5 insertions(+), 14 deletions(-) diff --git a/drivers/pwm/pwm-mediatek.c b/drivers/pwm/pwm-mediatek.c index ebd62629e3fe..07e843aeddb1 100644 --- a/drivers/pwm/pwm-mediatek.c +++ b/drivers/pwm/pwm-mediatek.c @@ -57,7 +57,6 @@ static const char * const mtk_pwm_clk_name[MTK_CLK_MAX] = { struct mtk_pwm_platform_data { unsigned int fallback_npwms; bool pwm45_fixup; - bool has_clks; }; /** @@ -87,9 +86,6 @@ static int mtk_pwm_clk_enable(struct pwm_chip *chip, struct pwm_device *pwm) struct mtk_pwm_chip *pc = to_mtk_pwm_chip(chip); int ret; - if (!pc->soc->has_clks) - return 0; - ret = clk_prepare_enable(pc->clks[MTK_CLK_TOP]); if (ret < 0) return ret; @@ -116,9 +112,6 @@ static void mtk_pwm_clk_disable(struct pwm_chip *chip, struct pwm_device *pwm) { struct mtk_pwm_chip *pc = to_mtk_pwm_chip(chip); - if (!pc->soc->has_clks) - return; - clk_disable_unprepare(pc->clks[MTK_CLK_PWM1 + pwm->hwpwm]); clk_disable_unprepare(pc->clks[MTK_CLK_MAIN]); clk_disable_unprepare(pc->clks[MTK_CLK_TOP]); @@ -262,11 +255,13 @@ static int mtk_pwm_probe(struct platform_device *pdev) npwms = MTK_CLK_MAX - 2; } - for (i = 0; i < npwms + 2 && pc->soc->has_clks; i++) { - pc->clks[i] = devm_clk_get(&pdev->dev, mtk_pwm_clk_name[i]); + for (i = 0; i < npwms + 2 ; i++) { + pc->clks[i] = devm_clk_get(&pdev->dev, + mtk_pwm_clk_name[i]); if (IS_ERR(pc->clks[i])) { dev_err(&pdev->dev, "clock: %s fail: %ld\n", - mtk_pwm_clk_name[i], PTR_ERR(pc->clks[i])); + mtk_pwm_clk_name[i], + PTR_ERR(pc->clks[i])); return PTR_ERR(pc->clks[i]); } } @@ -297,25 +292,21 @@ static int mtk_pwm_remove(struct platform_device *pdev) static const struct mtk_pwm_platform_data mt2712_pwm_data = { .fallback_npwms = 8, .pwm45_fixup = false, - .has_clks = true, }; static const struct mtk_pwm_platform_data mt7622_pwm_data = { .fallback_npwms = 6, .pwm45_fixup = false, - .has_clks = true, }; static const struct mtk_pwm_platform_data mt7623_pwm_data = { .fallback_npwms = 5, .pwm45_fixup = true, - .has_clks = true, }; static const struct mtk_pwm_platform_data mt7628_pwm_data = { .fallback_npwms = 4, .pwm45_fixup = true, - .has_clks = false, }; static const struct of_device_id mtk_pwm_of_match[] = { -- 2.17.1