Received: by 2002:a25:8b12:0:0:0:0:0 with SMTP id i18csp173456ybl; Thu, 29 Aug 2019 21:00:37 -0700 (PDT) X-Google-Smtp-Source: APXvYqx+Uo+ZDoJT1TEIr5mlzqS8dEdd/EPXdTx6h4NWbY1CRL5etHmwZ2tjGG9Fw8w8DhEWkhBs X-Received: by 2002:a63:b10f:: with SMTP id r15mr11180414pgf.230.1567137636850; Thu, 29 Aug 2019 21:00:36 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1567137636; cv=none; d=google.com; s=arc-20160816; b=LP0Vuhr2yRD1BxtlcVYr8Xps3jQNqU7lksFgOQ/Nk7cepKeutCo3z3/LhpVh0qr0PR lrLrT0wSMRmeGlmnTF8JagsHshrFfsOh91efBRMWe+OvE5NQrOu6UrueheuygQaUFCCE HoSawJ4UQggzmeyEEb5dgS+OK25/CwsHZ6yzW+2LJw1oUs35XwmKlctePG1LFfHlejS7 +am6941VUE7nTxfU8qyxFOKjoGUsvqacneirf3hNaf1liZYdoKVuT0zIyEGPtoiQlO8Z VKKfNTIgz+zJG70elWxiXl/5VMLR3MRd/4RVT8A0vcNvAK4cXgLYdWVVwWox5LDz4XBL w+SA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from; bh=3mSZk80VSypBPrKsmNZSkxxCiVsS96nk32/EF2uCgqg=; b=WGGILbwQWCwygQsbHl7q6df0uQjK4RRg8JbYSp4NwYhr3/f7xTD26dWxyMvIJS5/X5 iixbrDCA5LlQ4ynbRXQgUH7VKSlX3fuDgvpyOZ7cfVSJng0NNd3W595voc8itfQllmRB +Er1iyNrAdjP5lQ2tC4I7g+YaHfvfv+7PecBNrmYUCA3HuqsCAOo0prFBL+Swm73I8Op iEkN6OgVvdbMOkIAK+/+4/FJNREfMM5O18E76mBaFn4A2hPjzeX4OHfklAgdZ+K2MygG ZKetxX/o0bDLXgiRV8shOau1rHkDNsHhbxcRQzdepQjGNz+dJR3zlll4LAe5GBb+Qd6J 8HjQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=mediatek.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id g18si3587156pgk.246.2019.08.29.21.00.21; Thu, 29 Aug 2019 21:00:36 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=mediatek.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728317AbfH3D54 (ORCPT + 99 others); Thu, 29 Aug 2019 23:57:56 -0400 Received: from mailgw01.mediatek.com ([210.61.82.183]:60935 "EHLO mailgw01.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S1728188AbfH3D5v (ORCPT ); Thu, 29 Aug 2019 23:57:51 -0400 X-UUID: 7291e3a14c1347b4a37caf7783ff9682-20190830 X-UUID: 7291e3a14c1347b4a37caf7783ff9682-20190830 Received: from mtkcas09.mediatek.inc [(172.21.101.178)] by mailgw01.mediatek.com (envelope-from ) (Cellopoint E-mail Firewall v4.1.10 Build 0809 with TLS) with ESMTP id 1146518011; Fri, 30 Aug 2019 11:57:44 +0800 Received: from mtkcas09.mediatek.inc (172.21.101.178) by mtkmbs08n2.mediatek.inc (172.21.101.56) with Microsoft SMTP Server (TLS) id 15.0.1395.4; Fri, 30 Aug 2019 11:57:46 +0800 Received: from mtksdccf07.mediatek.inc (172.21.84.99) by mtkcas09.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1395.4 via Frontend Transport; Fri, 30 Aug 2019 11:57:46 +0800 From: Sam Shih To: Rob Herring , Mark Rutland , Matthias Brugger , Thierry Reding CC: Ryder Lee , John Crispin , , , , , Sam Shih Subject: [PATCH v7 03/11] pwm: mediatek: remove a property "has-clks" Date: Fri, 30 Aug 2019 11:57:09 +0800 Message-ID: <1567137437-10041-4-git-send-email-sam.shih@mediatek.com> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1567137437-10041-1-git-send-email-sam.shih@mediatek.com> References: <1567137437-10041-1-git-send-email-sam.shih@mediatek.com> MIME-Version: 1.0 Content-Type: text/plain X-TM-SNTS-SMTP: 853F9C6FEF7A490E2953782898BBD157C8997D2B8174CBD6EFE23594A706E6AA2000:8 X-MTK: N Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org We can use fixed-clock to repair mt7628 pwm during configure from userspace. The SoC is legacy MIPS and has no complex clock tree. Due to we can get clock frequency for period calculation from DT fixed-clock, so we can remove has-clock property, and directly use devm_clk_get and clk_get_rate. Signed-off-by: Ryder Lee Signed-off-by: Sam Shih --- Changes since v6: Based on fixed-clock in DT, we can remove has-clks property Changes since v5: 1. Follow reviewer's comments Make the changes of fix mt7628 pwm as a single patch Changes since v4: - Follow reviewers's comments 1. use pc->soc->has_clks to check clocks exist or not. 2. Add error message when probe() unable to get clks - Fixes bug when SoC is old mips which has no complex clock tree. if clocks not exist, use the new property from DT to apply period caculation; otherwise, use clk_get_rate to get clock frequency and apply period caculation. --- drivers/pwm/pwm-mediatek.c | 19 +++++-------------- 1 file changed, 5 insertions(+), 14 deletions(-) diff --git a/drivers/pwm/pwm-mediatek.c b/drivers/pwm/pwm-mediatek.c index ebd62629e3fe..07e843aeddb1 100644 --- a/drivers/pwm/pwm-mediatek.c +++ b/drivers/pwm/pwm-mediatek.c @@ -57,7 +57,6 @@ static const char * const mtk_pwm_clk_name[MTK_CLK_MAX] = { struct mtk_pwm_platform_data { unsigned int fallback_npwms; bool pwm45_fixup; - bool has_clks; }; /** @@ -87,9 +86,6 @@ static int mtk_pwm_clk_enable(struct pwm_chip *chip, struct pwm_device *pwm) struct mtk_pwm_chip *pc = to_mtk_pwm_chip(chip); int ret; - if (!pc->soc->has_clks) - return 0; - ret = clk_prepare_enable(pc->clks[MTK_CLK_TOP]); if (ret < 0) return ret; @@ -116,9 +112,6 @@ static void mtk_pwm_clk_disable(struct pwm_chip *chip, struct pwm_device *pwm) { struct mtk_pwm_chip *pc = to_mtk_pwm_chip(chip); - if (!pc->soc->has_clks) - return; - clk_disable_unprepare(pc->clks[MTK_CLK_PWM1 + pwm->hwpwm]); clk_disable_unprepare(pc->clks[MTK_CLK_MAIN]); clk_disable_unprepare(pc->clks[MTK_CLK_TOP]); @@ -262,11 +255,13 @@ static int mtk_pwm_probe(struct platform_device *pdev) npwms = MTK_CLK_MAX - 2; } - for (i = 0; i < npwms + 2 && pc->soc->has_clks; i++) { - pc->clks[i] = devm_clk_get(&pdev->dev, mtk_pwm_clk_name[i]); + for (i = 0; i < npwms + 2 ; i++) { + pc->clks[i] = devm_clk_get(&pdev->dev, + mtk_pwm_clk_name[i]); if (IS_ERR(pc->clks[i])) { dev_err(&pdev->dev, "clock: %s fail: %ld\n", - mtk_pwm_clk_name[i], PTR_ERR(pc->clks[i])); + mtk_pwm_clk_name[i], + PTR_ERR(pc->clks[i])); return PTR_ERR(pc->clks[i]); } } @@ -297,25 +292,21 @@ static int mtk_pwm_remove(struct platform_device *pdev) static const struct mtk_pwm_platform_data mt2712_pwm_data = { .fallback_npwms = 8, .pwm45_fixup = false, - .has_clks = true, }; static const struct mtk_pwm_platform_data mt7622_pwm_data = { .fallback_npwms = 6, .pwm45_fixup = false, - .has_clks = true, }; static const struct mtk_pwm_platform_data mt7623_pwm_data = { .fallback_npwms = 5, .pwm45_fixup = true, - .has_clks = true, }; static const struct mtk_pwm_platform_data mt7628_pwm_data = { .fallback_npwms = 4, .pwm45_fixup = true, - .has_clks = false, }; static const struct of_device_id mtk_pwm_of_match[] = { -- 2.17.1