Received: by 2002:a25:c593:0:0:0:0:0 with SMTP id v141csp62815ybe; Sun, 1 Sep 2019 20:30:38 -0700 (PDT) X-Google-Smtp-Source: APXvYqwSnTrXkNYbhu+4SkK4ML8vnB5T+vXCnxUmgPMolbjdzfdUqEMjbhNi0wWnGW5ja2nTkN0s X-Received: by 2002:a17:90a:c242:: with SMTP id d2mr10776303pjx.100.1567395038492; Sun, 01 Sep 2019 20:30:38 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1567395038; cv=none; d=google.com; s=arc-20160816; b=va31IcokPZYUuugh5z8YLtkG+tSJvuK5KEZ3UHn5DZt+sFZ5P3QO/+hXD++FeHaAwu czJIHG76EGvSOvwVj2t5PYk5UqA28yugaqxomW4gC6fl23WWDxafLEIQLgNT26jCvJSh EaRAeS8oNjr82fKa+FdPz7K1101pNFzhBOGxhin7MSg84hw1P31ALnNvEf8yyVtFNt9u TZPvuQAhz1PpqG3uEMI0BMFjmIQlLYvMinguEUNV0lQV7htgcQRsViqXBJivxax8kgg8 +yCZ85hBmk8OwVzJMLN+TVHO4YTz+BUNBMDymymjo1ecSMshuhPz/UJcqjJ5GFIOot6m Y+ZA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from; bh=oemldX4kRezsV/RAb/lGkDXhxiyP2w3JTxmsD56uySA=; b=GCrNcQxVqnAV/bnLKqVvIYvpggZiqZCaK5fkM4Fxqgr9hhTsVW4I3cmjV9Rf/OmfHQ 6Q8DsiADdocJZq5L+WHQMMNxNqUXK8c8WxJuaROb2kIYJ/kTiHcm7PLs1l2j9zQXuWpy P1GOOeU/rk+VQcuHcG0FCKJI5P4FnMKBICwQlY53q5wjFGnchq5O+y6f7EzJMJWSHxGW SNFlgPaSXBGanAv2c4A6/pg82yKfnhGkvbGGIIjqpX/RiTRJYEDgdM6gn9RWyEaiDmSP ZBwXOdz20hBtF8/Qk98rkx1GtUaEi483yEyf96anb5VCKhdjEHiyQi79ytQjs1HMl3pr R+Sw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id w15si10834037ply.218.2019.09.01.20.30.23; Sun, 01 Sep 2019 20:30:38 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729318AbfIBD1n (ORCPT + 99 others); Sun, 1 Sep 2019 23:27:43 -0400 Received: from inva020.nxp.com ([92.121.34.13]:32800 "EHLO inva020.nxp.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1729304AbfIBD1l (ORCPT ); Sun, 1 Sep 2019 23:27:41 -0400 Received: from inva020.nxp.com (localhost [127.0.0.1]) by inva020.eu-rdc02.nxp.com (Postfix) with ESMTP id 6ADCF1A064C; Mon, 2 Sep 2019 05:27:39 +0200 (CEST) Received: from invc005.ap-rdc01.nxp.com (invc005.ap-rdc01.nxp.com [165.114.16.14]) by inva020.eu-rdc02.nxp.com (Postfix) with ESMTP id B09AB1A0651; Mon, 2 Sep 2019 05:27:30 +0200 (CEST) Received: from titan.ap.freescale.net (TITAN.ap.freescale.net [10.192.208.233]) by invc005.ap-rdc01.nxp.com (Postfix) with ESMTP id 7E526402CB; Mon, 2 Sep 2019 11:27:20 +0800 (SGT) From: Xiaowei Bao To: robh+dt@kernel.org, mark.rutland@arm.com, shawnguo@kernel.org, leoyang.li@nxp.com, kishon@ti.com, lorenzo.pieralisi@arm.com, minghuan.Lian@nxp.com, mingkai.hu@nxp.com, roy.zang@nxp.com, jingoohan1@gmail.com, gustavo.pimentel@synopsys.com, linux-pci@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linuxppc-dev@lists.ozlabs.org Cc: arnd@arndb.de, gregkh@linuxfoundation.org, zhiqiang.hou@nxp.com, Xiaowei Bao Subject: [PATCH v3 02/11] PCI: designware-ep: Add the doorbell mode of MSI-X in EP mode Date: Mon, 2 Sep 2019 11:17:07 +0800 Message-Id: <20190902031716.43195-3-xiaowei.bao@nxp.com> X-Mailer: git-send-email 2.9.5 In-Reply-To: <20190902031716.43195-1-xiaowei.bao@nxp.com> References: <20190902031716.43195-1-xiaowei.bao@nxp.com> X-Virus-Scanned: ClamAV using ClamSMTP Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add the doorbell mode of MSI-X in EP mode. Signed-off-by: Xiaowei Bao Reviewed-by: Andrew Murray --- v2: - Remove the macro of no used. v3: - No change. drivers/pci/controller/dwc/pcie-designware-ep.c | 14 ++++++++++++++ drivers/pci/controller/dwc/pcie-designware.h | 12 ++++++++++++ 2 files changed, 26 insertions(+) diff --git a/drivers/pci/controller/dwc/pcie-designware-ep.c b/drivers/pci/controller/dwc/pcie-designware-ep.c index eb851c2..55b23ce 100644 --- a/drivers/pci/controller/dwc/pcie-designware-ep.c +++ b/drivers/pci/controller/dwc/pcie-designware-ep.c @@ -449,6 +449,20 @@ int dw_pcie_ep_raise_msi_irq(struct dw_pcie_ep *ep, u8 func_no, return 0; } +int dw_pcie_ep_raise_msix_irq_doorbell(struct dw_pcie_ep *ep, u8 func_no, + u16 interrupt_num) +{ + struct dw_pcie *pci = to_dw_pcie_from_ep(ep); + u32 msg_data; + + msg_data = (func_no << PCIE_MSIX_DOORBELL_PF_SHIFT) | + (interrupt_num - 1); + + dw_pcie_writel_dbi(pci, PCIE_MSIX_DOORBELL, msg_data); + + return 0; +} + int dw_pcie_ep_raise_msix_irq(struct dw_pcie_ep *ep, u8 func_no, u16 interrupt_num) { diff --git a/drivers/pci/controller/dwc/pcie-designware.h b/drivers/pci/controller/dwc/pcie-designware.h index 6aca0bb..56789be 100644 --- a/drivers/pci/controller/dwc/pcie-designware.h +++ b/drivers/pci/controller/dwc/pcie-designware.h @@ -88,6 +88,9 @@ #define PCIE_MISC_CONTROL_1_OFF 0x8BC #define PCIE_DBI_RO_WR_EN BIT(0) +#define PCIE_MSIX_DOORBELL 0x948 +#define PCIE_MSIX_DOORBELL_PF_SHIFT 24 + #define PCIE_PL_CHK_REG_CONTROL_STATUS 0xB20 #define PCIE_PL_CHK_REG_CHK_REG_START BIT(0) #define PCIE_PL_CHK_REG_CHK_REG_CONTINUOUS BIT(1) @@ -419,6 +422,8 @@ int dw_pcie_ep_raise_msi_irq(struct dw_pcie_ep *ep, u8 func_no, u8 interrupt_num); int dw_pcie_ep_raise_msix_irq(struct dw_pcie_ep *ep, u8 func_no, u16 interrupt_num); +int dw_pcie_ep_raise_msix_irq_doorbell(struct dw_pcie_ep *ep, u8 func_no, + u16 interrupt_num); void dw_pcie_ep_reset_bar(struct dw_pcie *pci, enum pci_barno bar); #else static inline void dw_pcie_ep_linkup(struct dw_pcie_ep *ep) @@ -451,6 +456,13 @@ static inline int dw_pcie_ep_raise_msix_irq(struct dw_pcie_ep *ep, u8 func_no, return 0; } +static inline int dw_pcie_ep_raise_msix_irq_doorbell(struct dw_pcie_ep *ep, + u8 func_no, + u16 interrupt_num) +{ + return 0; +} + static inline void dw_pcie_ep_reset_bar(struct dw_pcie *pci, enum pci_barno bar) { } -- 2.9.5