Received: by 2002:a25:c593:0:0:0:0:0 with SMTP id v141csp483964ybe; Mon, 2 Sep 2019 04:55:30 -0700 (PDT) X-Google-Smtp-Source: APXvYqwDYcK2i0xvLKnxGKAFhK+jArExe7pnnZuJSgb/o8oyubvrTW7T8StUZG/o1+H3QEayld6x X-Received: by 2002:a65:6795:: with SMTP id e21mr14382235pgr.428.1567425329927; Mon, 02 Sep 2019 04:55:29 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1567425329; cv=none; d=google.com; s=arc-20160816; b=RREnWhCAD+yiaDch8+Gl+WMKoBs6qsx8yWpF7Fd63mhmQx8XfFXPdFkjpIFC+h0UFz ZpY9vA3wOwDHCs2WGtdtmH3Xf9m2pp9QJR6KRLZyh3AGrPX3ka2wqfQGqF2N74yOhK/Z vT9i8QSxNtPfEJ+B97zodNUL2C2SpD5R1+3umGxaTC0zKCPC1Zsl/dI6sGQNB3LD4c5/ Ey2luJnAM8SEcexuspZzpG+x2ruV646wzfk44+KsXYtQkd4ep3FGmVl03DSRDGIWVOR9 9YuAk8fac8/qLAmNvl4ckress+tPOeBFvDJawFxo5sIFofYfU0smx6DCqURdZIdd27ww Eliw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:dkim-signature:content-transfer-encoding :content-language:in-reply-to:mime-version:user-agent:date :message-id:from:references:cc:to:subject; bh=23RK3bFsbXHJOcLJuWydUO0ViPES8WxSZ9tSvoPFM6Y=; b=Mf7UQntM2GUvBAAJrZDFJkMEW8evopZWycCwbCXFMQVih2eBZb9HoSI0Rc9cYEs6vn kgHy6Yb8LBjPxhX4uJtvcONgl6iRgRGYFcrrXKI3uwf8ai+Dv3pzjabfoFc/Bu3lJkxk QPlt99hR3HyS7LtAq8D3hxcWW4ADZtFxY7RQzR4FGg/r1nEGFWoh7XMCnADV1kKqEVld BE5BwynGOaoS/3GE836aweCTanhs0XXgEouI/5Mlu51Mi96sBgwvfxlPUAVCzKHFbRTX zqNOQUz8ycnvKxcMyFEhGs6k4plHTtDTxoKhLSQWmYJIp2QQt8CZgZFEoV5Kk2hSs9PN VJ2g== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b="pO+Ye//g"; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id u185si11050602pgd.561.2019.09.02.04.55.14; Mon, 02 Sep 2019 04:55:29 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b="pO+Ye//g"; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1730959AbfIBKpG (ORCPT + 99 others); Mon, 2 Sep 2019 06:45:06 -0400 Received: from hqemgate16.nvidia.com ([216.228.121.65]:12279 "EHLO hqemgate16.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1729805AbfIBKpG (ORCPT ); Mon, 2 Sep 2019 06:45:06 -0400 Received: from hqpgpgate102.nvidia.com (Not Verified[216.228.121.13]) by hqemgate16.nvidia.com (using TLS: TLSv1.2, DES-CBC3-SHA) id ; Mon, 02 Sep 2019 03:45:07 -0700 Received: from hqmail.nvidia.com ([172.20.161.6]) by hqpgpgate102.nvidia.com (PGP Universal service); Mon, 02 Sep 2019 03:45:05 -0700 X-PGP-Universal: processed; by hqpgpgate102.nvidia.com on Mon, 02 Sep 2019 03:45:05 -0700 Received: from [10.21.132.148] (172.20.13.39) by HQMAIL107.nvidia.com (172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Mon, 2 Sep 2019 10:45:03 +0000 Subject: Re: [PATCH] soc/tegra: fuse: Add clock error check in tegra_fuse_readl To: Nagarjuna Kristam , , CC: , References: <1566991129-13479-1-git-send-email-nkristam@nvidia.com> From: Jon Hunter Message-ID: <95734aa4-c7cb-17a2-fa4c-416a5a40b3e6@nvidia.com> Date: Mon, 2 Sep 2019 11:45:01 +0100 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:60.0) Gecko/20100101 Thunderbird/60.8.0 MIME-Version: 1.0 In-Reply-To: <1566991129-13479-1-git-send-email-nkristam@nvidia.com> X-Originating-IP: [172.20.13.39] X-ClientProxiedBy: HQMAIL107.nvidia.com (172.20.187.13) To HQMAIL107.nvidia.com (172.20.187.13) Content-Type: text/plain; charset="utf-8" Content-Language: en-US Content-Transfer-Encoding: 7bit DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1; t=1567421107; bh=23RK3bFsbXHJOcLJuWydUO0ViPES8WxSZ9tSvoPFM6Y=; h=X-PGP-Universal:Subject:To:CC:References:From:Message-ID:Date: User-Agent:MIME-Version:In-Reply-To:X-Originating-IP: X-ClientProxiedBy:Content-Type:Content-Language: Content-Transfer-Encoding; b=pO+Ye//gYChuiGk6/8Yu6IiQseGoS+tMfJ3jAmIrD4dOSfut8k8TmkIXYU/4C7ANk rXszbX22n6Otx6F/nIs37wqNpxQZYsFImGwNLJcQayLzytfq9QV2+U69wyeQpqz+EL eBP99eN024dLFRy/cfBp/Kjr7bXckLNq0vOKm+/HpibljJi71bE1/0cI33QTratqBb piZy2Wq0QBIjAFumtOiXZsf4zwv/MIKTgk1Ji1ziu/U3kfsTrcEjm8G4oux2wP5DJi uppPMAy3bVv8z3L7St+KsDm5Z/tmiazQ1QegN4geX6xcrK+EkmXflH/1ZG3JjKjC9H op2el/9q1bxPA== Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 28/08/2019 12:18, Nagarjuna Kristam wrote: > Tegra fuse clock handle is retrieved in tegra_fuse_probe(). > tegra_fuse_readl() is exported symbol, which can be called from drivers > at any time. tegra_fuse_readl() enables fuse clock and reads corresponding > fuse register offset. > > Calling tegra_fuse_readl() before tegra_fuse_probe(), will cause data > abort. Add DEFER_PROBE error check for fuse clock in tegra_fuse_readl(), > to avoid enabling of fuse clock, before clock is available. > > Signed-off-by: Nagarjuna Kristam > --- > drivers/soc/tegra/fuse/fuse-tegra.c | 2 +- > 1 file changed, 1 insertion(+), 1 deletion(-) > > diff --git a/drivers/soc/tegra/fuse/fuse-tegra.c b/drivers/soc/tegra/fuse/fuse-tegra.c > index 3eb44e6..21b39b7 100644 > --- a/drivers/soc/tegra/fuse/fuse-tegra.c > +++ b/drivers/soc/tegra/fuse/fuse-tegra.c > @@ -186,7 +186,7 @@ u32 __init tegra_fuse_read_early(unsigned int offset) > > int tegra_fuse_readl(unsigned long offset, u32 *value) > { > - if (!fuse->read) > + if (!fuse->read || (PTR_ERR(fuse->clk) == -EPROBE_DEFER)) > return -EPROBE_DEFER; What about the case where fuse->clk is NULL or a different error value? Jon -- nvpublic