Received: by 2002:a25:c593:0:0:0:0:0 with SMTP id v141csp611639ybe; Mon, 2 Sep 2019 06:41:25 -0700 (PDT) X-Google-Smtp-Source: APXvYqzxRQQobx0wviEoHHv80vpa3EDqY+Cih9BWkGmdMNyID+x5/ynAjdilTuDMDU3zpJTJbjMs X-Received: by 2002:a17:902:eb:: with SMTP id a98mr28291862pla.75.1567431685116; Mon, 02 Sep 2019 06:41:25 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1567431685; cv=none; d=google.com; s=arc-20160816; b=HWs8wvged677aoJECeT0PH2od//N4EO0Kdp/uTovPRJr6nbcIgfkPyjBDgasHnR15B ml+HfvQZN2nQlzrcBqnjR5mmfea0iqsO1OkpLIMYo4+7XEjORnoeaKRgXv3kuqh0TdwB mfleL1RDDK1xvXCR9Ioqgn8Bwxf0e855uYpR7qCVFnN6RQBxYJ3Vk/NtYXGftwoWEzKa 7VtUPfSqTGGzqFBJzCAZIe7o0UoRuq1FasXZ8rQWWqj7DnX5H0UE9++o6bjNLejXj5VC QMbuT1Yg/rxPs3RwMiYLdpf8HhfijdvadCX18j57H02RB/FOmCXboWjbpiFFIfn0qu6N NV1Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:in-reply-to:content-disposition :mime-version:references:message-id:subject:cc:to:from:date; bh=lP+OoGEF7HmeKCtfc8mmDkbVMHD2nEU0wy8Yk5Uuck8=; b=zr0gOJMnfgTYbKWSSftAF/J08nrMhkRSS3HcIOl8LE1TEyrLNGHM8SlCmaR3xCkHQz C6VkuHcXIZ2y/DgQLLZWxiu/xStakwo+0WyEkZXIQ6tGARU2sXCe8hJVH8Z2cM0yAMQn Kovs7A5n89Xl5jDkRwqKpBb7RvqOxoYDE+UeVrJagbTGYgvjX/S+dLDBHxlve5rm7K3N oCZdh0AqavzVC9MMqR83fH7fj9y0gg6yX+Vq1EsGJheV1QaAhFwki2BtQk1ppuHQzXWO ym0M0+Gtv6eZOx22Gx4WWkC/VnJ+OT/4ufbdeI3jZKOVqipIlj2dEhwsKxiNIn1350it MXAw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id t27si11468640pgk.502.2019.09.02.06.41.09; Mon, 02 Sep 2019 06:41:25 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1730974AbfIBNiu (ORCPT + 99 others); Mon, 2 Sep 2019 09:38:50 -0400 Received: from mail-wm1-f67.google.com ([209.85.128.67]:34687 "EHLO mail-wm1-f67.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1730922AbfIBNit (ORCPT ); Mon, 2 Sep 2019 09:38:49 -0400 Received: by mail-wm1-f67.google.com with SMTP id y135so9912368wmc.1; Mon, 02 Sep 2019 06:38:47 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:date:from:to:cc:subject:message-id:references :mime-version:content-disposition:in-reply-to; bh=lP+OoGEF7HmeKCtfc8mmDkbVMHD2nEU0wy8Yk5Uuck8=; b=qtyht2Knuc7WOEUVyWz7N7W2OyvHeJVMWelH0n0+VFYi+2ZODa3VjTWOjWgbxJu6G4 rHaDs+CNydeoa66smHH31gJHMrvgN+CfrC9RL7kqmgLBzK37EnuthJAqS2Q3RwiBG+EU qIF+pgQoIo1QQKzXBTpqUYvISQEnw61VOjSh3yM7qmAoAFFSd8ZqVkz6dI3G/+W1vKIa 7haO/h5/b8dX8bxk40193neUjz+VUJ0tIiPVZAjFx4ggxTMAq+t4G0yGWk5wWdK0E7qL ILA/uKqspyQ8pNmBE8QMMbSBsCdTf1HJbVKBzBHVNGZUesdIRkkYzSGYv5GvimsRiAIh fd3g== X-Gm-Message-State: APjAAAXpPUgW2iufGvTixPKRfPtk7vXOdkz0gEq8Z3+94W387IHBno6D yvhqzC2ccltPP3laK3CyKA== X-Received: by 2002:a1c:a003:: with SMTP id j3mr35873401wme.42.1567431527091; Mon, 02 Sep 2019 06:38:47 -0700 (PDT) Received: from localhost ([212.187.182.166]) by smtp.gmail.com with ESMTPSA id t18sm11645053wrx.76.2019.09.02.06.38.46 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 02 Sep 2019 06:38:46 -0700 (PDT) Date: Mon, 02 Sep 2019 14:38:46 +0100 From: Rob Herring To: Henry Chen Cc: Georgi Djakov , Matthias Brugger , Viresh Kumar , Stephen Boyd , Ryan Case , Nicolas Boichat , Fan Chen , James Liao , Weiyi Lu , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-mediatek@lists.infradead.org, linux-kernel@vger.kernel.org Subject: Re: [PATCH V3 08/10] dt-bindings: interconnect: add MT8183 interconnect dt-bindings Message-ID: <20190902033045.GA10734@bogus> References: <1566995328-15158-1-git-send-email-henryc.chen@mediatek.com> <1566995328-15158-9-git-send-email-henryc.chen@mediatek.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <1566995328-15158-9-git-send-email-henryc.chen@mediatek.com> X-Mutt-References: <1566995328-15158-9-git-send-email-henryc.chen@mediatek.com> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Wed, Aug 28, 2019 at 08:28:46PM +0800, Henry Chen wrote: > Add interconnect provider dt-bindings for MT8183. > > Signed-off-by: Henry Chen > --- > .../devicetree/bindings/soc/mediatek/dvfsrc.txt | 9 +++++++++ > include/dt-bindings/interconnect/mtk,mt8183-emi.h | 18 ++++++++++++++++++ > 2 files changed, 27 insertions(+) > create mode 100644 include/dt-bindings/interconnect/mtk,mt8183-emi.h > > diff --git a/Documentation/devicetree/bindings/soc/mediatek/dvfsrc.txt b/Documentation/devicetree/bindings/soc/mediatek/dvfsrc.txt > index 7f43499..da98ec9 100644 > --- a/Documentation/devicetree/bindings/soc/mediatek/dvfsrc.txt > +++ b/Documentation/devicetree/bindings/soc/mediatek/dvfsrc.txt > @@ -12,6 +12,11 @@ Required Properties: > - clock-names: Must include the following entries: > "dvfsrc": DVFSRC module clock > - clocks: Must contain an entry for each entry in clock-names. > +- #interconnect-cells : should contain 1 > +- interconnect : interconnect providers support dram bandwidth requirements. > + The provider is able to communicate with the DVFSRC and send the dram > + bandwidth to it. shall contain only one of the following: > + "mediatek,mt8183-emi" > > Example: > > @@ -20,4 +25,8 @@ Example: > reg = <0 0x10012000 0 0x1000>; > clocks = <&infracfg CLK_INFRA_DVFSRC>; > clock-names = "dvfsrc"; > + ddr_emi: interconnect { The EMI is a sub-module in the DVFSRC? This is the DDR controller or something else? > + compatible = "mediatek,mt8183-emi"; > + #interconnect-cells = <1>; > + }; > };