Received: by 2002:a25:c593:0:0:0:0:0 with SMTP id v141csp613515ybe; Mon, 2 Sep 2019 06:43:10 -0700 (PDT) X-Google-Smtp-Source: APXvYqze5hIe6ti29YELruijYwDqaOhCwtAVSqYJ1ORzW3EfXCy0gJS3PJrd3Y0166xfLZ+2afb+ X-Received: by 2002:a17:902:543:: with SMTP id 61mr29839260plf.20.1567431790728; Mon, 02 Sep 2019 06:43:10 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1567431790; cv=none; d=google.com; s=arc-20160816; b=TmR/Z17OoJTFaG6xkTTxbFTp4I5/+ghEMb8wG7XuUan7jrBg71Pf3MD2iEewJwlAwB tp/dK0D3rrTpK8KlNo41OkMkfYanVZW96R1Wuj+R1Hn63tUyA/UCphu1RZY74i1s6OAC Mv4ATpDG5JBiLIWkT471PLygDE2Mo4ZqNeVF5rTdkDUx/vwh/syyXANEBkKptb/91Vy2 OiBUSUzDNi1eP3T8eiDppBLs8QSN95HQy4M4HOxzvh6kaSKxXUBVRJRfPu9pSDpklWvf gDYmeyzpBMiTFQiQoWUcFoYnnny2kBEeMEx2XMfJX8BfsGHkTg2Yj6hriu/tB/4M1tPz qq+A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:in-reply-to:content-disposition :mime-version:references:subject:cc:to:from:date:message-id; bh=rl1/ze6kx/CUskXwTtnQLspfVQPuMYTtTqShk05XrUg=; b=x72CS3Rhs6XtI3FwD8CsPAaGC7pDK6jcUP44xslNTUMrgg5e7y+/I/bQoeQXrMNdUK eNf3eMlDexPtFSDyk5qd55mNqE/JMJ1rg0LzRFUZpdDypHbd0L21PG1/43UDPjqKa/kB p1l917X5udrx0mz/3YCLSyFlDsuY/Zt/2qXzjl3fLNNdNUBq7WBTUmtn2FARqhnPKgnp MhSV4qCiwshrBWgIfLJbscAHgZE8MVJ2ujG7AZ/ZACFC55OeOxGPTBGW1OtzDmwqw/35 nLSroeTaLEuY00kC1uD3pSL1i+fL4VAlICi4kFMbg1QipmSXG/iOu8y4ETtwmQSYYNiy YznQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id bg2si12323167pjb.8.2019.09.02.06.42.55; Mon, 02 Sep 2019 06:43:10 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1731438AbfIBNjt (ORCPT + 99 others); Mon, 2 Sep 2019 09:39:49 -0400 Received: from mail-wr1-f68.google.com ([209.85.221.68]:35432 "EHLO mail-wr1-f68.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1731194AbfIBNjJ (ORCPT ); Mon, 2 Sep 2019 09:39:09 -0400 Received: by mail-wr1-f68.google.com with SMTP id g7so14103711wrx.2; Mon, 02 Sep 2019 06:39:06 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:message-id:date:from:to:cc:subject:references :mime-version:content-disposition:in-reply-to; bh=rl1/ze6kx/CUskXwTtnQLspfVQPuMYTtTqShk05XrUg=; b=VaAk/s64C/XajP01q5KRSXCkcByra439P07kQUDRBR2xM4O+USdWHTRMaHWeAYnaT+ LSINNNgqC+0S6mKs3NabrR77n4DUr1P1PfWbkQ+q2JGqRkYp1g2wYZbSNMJAsEhElE83 kITdW3LiQA5VDPhVKdkuhPV3QejdzRvHtz54cF3bijPPLxX2FIKHs2+OPZCnTfMukkMj Xyce4hwIFvQ6AZmypbM1QP1Yi9S2IjUY+OkYH0/SOpXniOvTs5Oup7tmiY4VuYHBSojl mdIJHzTTjM95xZs6+Wybr42njwUil8WmEBTvQ5hczZ0KYsh142FAIW6E4ZXyVfxbgXQu yOeg== X-Gm-Message-State: APjAAAUhrYaEbkoPaJNFf2gqdq7S65Yj61LnQFjAL5EIkh1jbRfT/vDV 3QYaPyzX1G//vrzyiAr8pQ== X-Received: by 2002:adf:e784:: with SMTP id n4mr20000809wrm.144.1567431546044; Mon, 02 Sep 2019 06:39:06 -0700 (PDT) Received: from localhost ([212.187.182.166]) by smtp.gmail.com with ESMTPSA id a16sm7279173wmg.5.2019.09.02.06.39.05 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 02 Sep 2019 06:39:05 -0700 (PDT) Message-ID: <5d6d1b79.1c69fb81.29f0d.e042@mx.google.com> Date: Mon, 02 Sep 2019 14:39:04 +0100 From: Rob Herring To: Biwen Li Cc: a.zummo@towertech.it, alexandre.belloni@bootlin.com, mark.rutland@arm.com, leoyang.li@nxp.com, linux-rtc@vger.kernel.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, Martin Fuzzey Subject: Re: [1/2] dt-bindings: rtc: pcf85263/pcf85363: add some properties References: <20190830091720.41156-1-biwen.li@nxp.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20190830091720.41156-1-biwen.li@nxp.com> X-Mutt-References: <20190830091720.41156-1-biwen.li@nxp.com> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Fri, Aug 30, 2019 at 05:17:19PM +0800, Biwen Li wrote: > Add some properties for pcf85263/pcf85363 as follows: > - interrupt-output-pin: string type > - quartz-load-capacitance: integer type > - quartz-drive-strength: integer type > - quartz-low-jitter: bool type > - wakeup-source: bool type > > Signed-off-by: Martin Fuzzey > Signed-off-by: Biwen Li > --- > .../devicetree/bindings/rtc/pcf85363.txt | 31 +++++++++++++++++++ > include/dt-bindings/rtc/pcf85363.h | 15 +++++++++ > 2 files changed, 46 insertions(+) > create mode 100644 include/dt-bindings/rtc/pcf85363.h > > diff --git a/Documentation/devicetree/bindings/rtc/pcf85363.txt b/Documentation/devicetree/bindings/rtc/pcf85363.txt > index 94adc1cf93d9..d83359990bd7 100644 > --- a/Documentation/devicetree/bindings/rtc/pcf85363.txt > +++ b/Documentation/devicetree/bindings/rtc/pcf85363.txt > @@ -8,10 +8,41 @@ Required properties: > Optional properties: > - interrupts: IRQ line for the RTC (not implemented). > > +- interrupt-output-pin: The interrupt output pin must be > + "NONE", "INTA" or "INTB", default value is "NONE" > + > +- quartz-load-capacitance: The internal capacitor to select for the quartz: > + PCF85263_QUARTZCAP_7pF [0] > + PCF85263_QUARTZCAP_6pF [1] > + PCF85263_QUARTZCAP_12p5pF [2] DEFAULT We have a common property for this. Use it. > + > +- quartz-drive-strength: Drive strength for the quartz: > + PCF85263_QUARTZDRIVE_NORMAL [0] DEFAULT > + PCF85263_QUARTZDRIVE_LOW [1] > + PCF85263_QUARTZDRIVE_HIGH [2] > + > +- quartz-low-jitter: Boolean property, if present enables low jitter mode > + which reduces jitter at the cost of increased power consumption. These 2 need vendor prefixes. > + > +- wakeup-source: Boolean property, mark the chip as a wakeup source, > + independently of the availability of an IRQ line connected to the SoC. > + This is useful if the IRQ line is connected to a PMIC or other circuit > + that can power up the device rather than to a normal SOC interrupt. > + > Example: > > pcf85363: pcf85363@51 { > compatible = "nxp,pcf85363"; > reg = <0x51>; > + > + interrupt-parent = <&gpio1>; > + interrupts = <18 IRQ_TYPE_EDGE_FALLING>; > + > + #include > + wakeup-source; > + interrupt-output-pin = "INTA"; > + quartz-load-capacitance = ; > + quartz-drive-strength = ; > + quartz-low-jitter; > }; > > diff --git a/include/dt-bindings/rtc/pcf85363.h b/include/dt-bindings/rtc/pcf85363.h > new file mode 100644 > index 000000000000..2c06c28eb5ff > --- /dev/null > +++ b/include/dt-bindings/rtc/pcf85363.h > @@ -0,0 +1,15 @@ > +/* SPDX-License-Identifier: GPL-2.0 */ > +#ifndef _DT_BINDINGS_RTC_PCF85363_H > +#define _DT_BINDINGS_RTC_PCF85363_H > + > +/* Quartz capacitance */ > +#define PCF85363_QUARTZCAP_7pF 0 > +#define PCF85363_QUARTZCAP_6pF 1 > +#define PCF85363_QUARTZCAP_12p5pF 2 > + > +/* Quartz drive strength */ > +#define PCF85363_QUARTZDRIVE_NORMAL 0 > +#define PCF85363_QUARTZDRIVE_LOW 1 > +#define PCF85363_QUARTZDRIVE_HIGH 2 > + > +#endif /* _DT_BINDINGS_RTC_PCF85363_H */ > -- > 2.17.1 >