Received: by 2002:a25:c593:0:0:0:0:0 with SMTP id v141csp1955621ybe; Tue, 3 Sep 2019 06:06:57 -0700 (PDT) X-Google-Smtp-Source: APXvYqx9R29sYMXPymdeOCZr+LUnhk3u19pB4FCxFeQznS0lFBNYPF6KGvbzBClo6bpXF+sLgXC0 X-Received: by 2002:a65:684c:: with SMTP id q12mr28249052pgt.405.1567516017525; Tue, 03 Sep 2019 06:06:57 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1567516017; cv=none; d=google.com; s=arc-20160816; b=rmL1lLErH3AESTSTcJLaM5CkNhMz4JTbME4jknSkko3Cx+IaYWKWqyERiEhX8vxn3/ +2Kk/VKuOuLceTuNr3ZfDWx+zK5mxnrn7sMuXcWLoBOShkXP0zXAMBZzyvl0HKolb8M9 I6ZUKcEX0GPS/A9KOl2OCcu3Kf5SVGKJrGK8KCtw0RQCAG4eyMlZ2VRsFElcG6qTa9o8 WBo4MLKHwIP/H7a6Bvv2qzMq1zBDnHjUXlcJyi0pC2+7dbSUvGrAhu7k20ZlFdbxm2sD tGFY3JQ8wFkSFbbjepRo9tbM0P/FhTTeFv3tY+DaLBVJ+frOYSg1Fm/vlr/3YB5UnkoK sv8Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:user-agent:in-reply-to :content-disposition:mime-version:references:message-id:subject:cc :to:from:date; bh=8+cWGm5zyvTp5gDlCL+nBHYeqp8FYQL7GXhx1OOLTTQ=; b=I2OLr37hLz8l1dFtAGRqT/gbLrucOUHwsKBrlo5y7aJvaySqS90wQwikT5pWg5+bTC jGj1djeNpUv9BUBPk5zXldUL1yZNiqA9nEgfxGowTP3YsuhVStMyHpy5NCe2KEIRHyA6 Wbz2CskDrJIbddjqi1AZGVV+wDLD6UxRJx+CyFarkRfdkMO0RdQuXMkZ5+je37KCHKay AX9jxsjpY/epA+otasMWXqd5watnp0Tih+mE6iHCUqnPuScxyq88TJSnIH5WCx8FVR5t 305EsfZ823JbuW8nlEYt+lJrqchXpE8CX2kCkRmi4X9H3dhQIUqKBUilqgnzOVu/ahkE IEcw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id s10si14376098plq.425.2019.09.03.06.06.40; Tue, 03 Sep 2019 06:06:57 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729247AbfICNFX (ORCPT + 99 others); Tue, 3 Sep 2019 09:05:23 -0400 Received: from gate.crashing.org ([63.228.1.57]:32926 "EHLO gate.crashing.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1728576AbfICNFX (ORCPT ); Tue, 3 Sep 2019 09:05:23 -0400 Received: from gate.crashing.org (localhost.localdomain [127.0.0.1]) by gate.crashing.org (8.14.1/8.14.1) with ESMTP id x83D4XqU001876; Tue, 3 Sep 2019 08:04:33 -0500 Received: (from segher@localhost) by gate.crashing.org (8.14.1/8.14.1/Submit) id x83D4VSl001875; Tue, 3 Sep 2019 08:04:31 -0500 X-Authentication-Warning: gate.crashing.org: segher set sender to segher@kernel.crashing.org using -f Date: Tue, 3 Sep 2019 08:04:31 -0500 From: Segher Boessenkool To: "Alastair D'Silva" Cc: alastair@d-silva.org, David Hildenbrand , linux-kernel@vger.kernel.org, Nicholas Piggin , Mike Rapoport , Paul Mackerras , Greg Kroah-Hartman , Qian Cai , Thomas Gleixner , linuxppc-dev@lists.ozlabs.org, Andrew Morton , Allison Randal Subject: Re: [PATCH v2 3/6] powerpc: Convert flush_icache_range & friends to C Message-ID: <20190903130430.GC31406@gate.crashing.org> References: <20190903052407.16638-1-alastair@au1.ibm.com> <20190903052407.16638-4-alastair@au1.ibm.com> Mime-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20190903052407.16638-4-alastair@au1.ibm.com> User-Agent: Mutt/1.4.2.3i Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi! On Tue, Sep 03, 2019 at 03:23:57PM +1000, Alastair D'Silva wrote: > diff --git a/arch/powerpc/mm/mem.c b/arch/powerpc/mm/mem.c > +#if !defined(CONFIG_PPC_8xx) & !defined(CONFIG_PPC64) Please write that as &&? That is more usual, and thus, easier to read. > +static void flush_dcache_icache_phys(unsigned long physaddr) > + asm volatile( > + " mtctr %2;" > + " mtmsr %3;" > + " isync;" > + "0: dcbst 0, %0;" > + " addi %0, %0, %4;" > + " bdnz 0b;" > + " sync;" > + " mtctr %2;" > + "1: icbi 0, %1;" > + " addi %1, %1, %4;" > + " bdnz 1b;" > + " sync;" > + " mtmsr %5;" > + " isync;" > + : "+r" (loop1), "+r" (loop2) > + : "r" (nb), "r" (msr), "i" (bytes), "r" (msr0) > + : "ctr", "memory"); This outputs as one huge assembler statement, all on one line. That's going to be fun to read or debug. loop1 and/or loop2 can be assigned the same register as msr0 or nb. They need to be made earlyclobbers. (msr is fine, all of its reads are before any writes to loop1 or loop2; and bytes is fine, it's not a register). Segher