Received: by 2002:a25:c593:0:0:0:0:0 with SMTP id v141csp2569184ybe; Tue, 3 Sep 2019 15:09:07 -0700 (PDT) X-Google-Smtp-Source: APXvYqzrmwfanezExE7PBJOgT7tGQT3c99bb3hFA8OUFZhj4ufqSnXDhpvAx7QD+vksrujd7mwSP X-Received: by 2002:a17:90a:9905:: with SMTP id b5mr1546576pjp.117.1567548547195; Tue, 03 Sep 2019 15:09:07 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1567548547; cv=none; d=google.com; s=arc-20160816; b=FCVqdc+/qRRQpN6FDbKXgg3GnfWWXFvEOPawjfMneYV3cyL3CAamGVJmfXXDcj9jlj 1yK1x/GZaEiQy++WY4KXbdsJ+P8cDiEs1T3FPFCAxOrUyXWP5qlfKYNEEdpP3ZjDDfQl vIB1W1ApcshQ6ThwdThUbXrxv6RP/FBhylblPUiC23ktKeL5PUxFHYZUn4EJV5EEW2U+ S9hGYTMNHTRe87tTGscpGF18MK2AWbUA41v71i0dU2W+CJCTmacaANjlthLSqs0SQst4 YBNTr4M4rP2E3C3b369BfCRor1fPkw4A6g4QUz6v+eHR/ykA9ruqmJgTvxkh9xItlM5r oZOw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:user-agent:in-reply-to :content-disposition:mime-version:references:message-id:subject:cc :to:from:date:dkim-signature; bh=Xyqj5HyWdFbW4BPgeZq1CM5418QyoyNXiQU5VxTQbtc=; b=fA7+b14F3S1armld22Wud2B3mgfmmiZ/2s30JgL39excYjbqviEHRkxGzTMdtaY5nb XkqsCv2lBbrilm4Ay/4hg/3mSCU59Dyfm04DqcMyQbYh8Vd00lLda4AbMi6UpOHrt/2w 7yEMygApkYw8tpfKckSf+RkBZOZsLBZcLOEUODt8ZvMj2GiRAAR1c6U2abctfdd5tr1w Tqy8M5DktL1NyCU2IvQ6eAKAdvYVhbGD+u5CcG3DXuQoDxMQALGxkGVZ8l0AUodmyltM MnZtbP6SPsVatt/f7FAXq8GNa9G7MtpczSL8VwrxEZZSpsgQDH6DomR7dY9ZeNxmH53I gVpQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=nsA6l+Ha; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id b5si15045175pgq.355.2019.09.03.15.08.50; Tue, 03 Sep 2019 15:09:07 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=nsA6l+Ha; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726567AbfICWH2 (ORCPT + 99 others); Tue, 3 Sep 2019 18:07:28 -0400 Received: from mail-pf1-f194.google.com ([209.85.210.194]:41146 "EHLO mail-pf1-f194.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726009AbfICWH1 (ORCPT ); Tue, 3 Sep 2019 18:07:27 -0400 Received: by mail-pf1-f194.google.com with SMTP id b13so5129979pfo.8 for ; Tue, 03 Sep 2019 15:07:27 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=date:from:to:cc:subject:message-id:references:mime-version :content-disposition:in-reply-to:user-agent; bh=Xyqj5HyWdFbW4BPgeZq1CM5418QyoyNXiQU5VxTQbtc=; b=nsA6l+Ha2FFi4VBb0F0uWiZiigDZwKek/olDL51vD8SpAe8XFT/s4OpuVKir4GbSx4 rXcYC1/+VhWmsT2aAz0jiI4lOkSqLWoRZBV+jGc/tAW+VQQF+7gYUcD15KCsiQLT6kzC AEeplgAuLFvEK4J9o/C6X88Rpv0hvWujXLib3Dq9YVCYCMLqKvLfb/Uv4OPQJCw5yXC2 5YAmHCKpXKXEyAIssble4tDsISkB9TRIEJmp0NT0VdKpZap55VBhFIsAOPZ5gTWhTi4A Ll05VUT1pAV/a0hdziLPiqRfi73fvocQBsrH8ilBRE7W5OxmcyDUqUt4DTVKFDkS0yF4 k3gg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:date:from:to:cc:subject:message-id:references :mime-version:content-disposition:in-reply-to:user-agent; bh=Xyqj5HyWdFbW4BPgeZq1CM5418QyoyNXiQU5VxTQbtc=; b=HOCMSpwLfqXc2XC6v6YS2U+3UFt+aYQZOSDITCBwVfQGwa0KgVO2WuoLLwho3vlplL 6zg2QjreHWp79aXp19Gowe6MIvHW/vySne2cD0QJ4a8DGerxEvpnnmQ/LMPyg0X9BSCO 5BpRQGt1LFziSAyC+dM3ttGWFN7QVvGT2tNTPswTrrCw335544odRMLX+ZLiDzVmrnRv HEYZ5U95X/Q1VfYrnmFMPuACZk9cCUGA2mOegbJd2049xXcldPZNBjWvGU3f5Z6J7g5R MrbsXh+9EOncULhcPW8kNum833pilDttTDENUxzKO0jrcA6NB+mH5aTo52wVz/zRdJzy YMXw== X-Gm-Message-State: APjAAAWPyi1NXuF5jExrWiDmU++oICQMY3b8x6wy7v2E8whrlre+Twr8 NKwo5Id3xwFIT3660ztc/WMfHg== X-Received: by 2002:a62:7641:: with SMTP id r62mr41077659pfc.201.1567548446176; Tue, 03 Sep 2019 15:07:26 -0700 (PDT) Received: from xps15 (S0106002369de4dac.cg.shawcable.net. [68.147.8.254]) by smtp.gmail.com with ESMTPSA id 74sm3173206pfy.78.2019.09.03.15.07.24 (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256); Tue, 03 Sep 2019 15:07:25 -0700 (PDT) Date: Tue, 3 Sep 2019 16:07:23 -0600 From: Mathieu Poirier To: Leo Yan Cc: Arnaldo Carvalho de Melo , Suzuki K Poulose , Alexander Shishkin , Jiri Olsa , Namhyung Kim , linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Mike Leach , Robert Walker , Adrian Hunter Subject: Re: [PATCH v1 2/3] perf cs-etm: Add callchain to instruction sample Message-ID: <20190903220723.GC25787@xps15> References: <20190830062421.31275-1-leo.yan@linaro.org> <20190830062421.31275-3-leo.yan@linaro.org> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20190830062421.31275-3-leo.yan@linaro.org> User-Agent: Mutt/1.9.4 (2018-02-28) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Fri, Aug 30, 2019 at 02:24:20PM +0800, Leo Yan wrote: > Firstly, this patch adds support for the thread stack; when every branch > packet is coming we will push or pop the stack based on the sample > flags. > > Secondly, based on the thread stack we can synthesize call chain for the > instruction sample, this can be used by itrace option '--itrace=g'. > In most cases using the word "secondly" is a good indication the patch should be split. > Signed-off-by: Leo Yan > --- > tools/perf/util/cs-etm.c | 74 +++++++++++++++++++++++++++++++++++++++- > 1 file changed, 73 insertions(+), 1 deletion(-) > > diff --git a/tools/perf/util/cs-etm.c b/tools/perf/util/cs-etm.c > index 882a0718033d..ad573d3bd305 100644 > --- a/tools/perf/util/cs-etm.c > +++ b/tools/perf/util/cs-etm.c > @@ -17,6 +17,7 @@ > #include > > #include "auxtrace.h" > +#include "callchain.h" > #include "color.h" > #include "cs-etm.h" > #include "cs-etm-decoder/cs-etm-decoder.h" > @@ -69,6 +70,7 @@ struct cs_etm_traceid_queue { > size_t last_branch_pos; > union perf_event *event_buf; > struct thread *thread; > + struct ip_callchain *chain; > struct branch_stack *last_branch; > struct branch_stack *last_branch_rb; > struct cs_etm_packet *prev_packet; > @@ -246,6 +248,16 @@ static int cs_etm__init_traceid_queue(struct cs_etm_queue *etmq, > if (!tidq->prev_packet) > goto out_free; > > + if (etm->synth_opts.callchain) { > + size_t sz = sizeof(struct ip_callchain); > + > + /* Add 1 to callchain_sz for callchain context */ > + sz += (etm->synth_opts.callchain_sz + 1) * sizeof(u64); > + tidq->chain = zalloc(sz); > + if (!tidq->chain) > + goto out_free; > + } > + > if (etm->synth_opts.last_branch) { > size_t sz = sizeof(struct branch_stack); > > @@ -270,6 +282,7 @@ static int cs_etm__init_traceid_queue(struct cs_etm_queue *etmq, > zfree(&tidq->last_branch); > zfree(&tidq->prev_packet); > zfree(&tidq->packet); > + zfree(&tidq->chain); > out: > return rc; > } > @@ -541,6 +554,7 @@ static void cs_etm__free_traceid_queues(struct cs_etm_queue *etmq) > zfree(&tidq->last_branch_rb); > zfree(&tidq->prev_packet); > zfree(&tidq->packet); > + zfree(&tidq->chain); > zfree(&tidq); > > /* > @@ -1121,6 +1135,41 @@ static void cs_etm__copy_insn(struct cs_etm_queue *etmq, > sample->insn_len, (void *)sample->insn); > } > > +static void cs_etm__add_stack_event(struct cs_etm_queue *etmq, > + struct cs_etm_traceid_queue *tidq) > +{ > + struct cs_etm_auxtrace *etm = etmq->etm; > + u8 trace_chan_id = tidq->trace_chan_id; > + int insn_len; > + u64 from_ip, to_ip; > + > + if (etm->synth_opts.callchain || etm->synth_opts.thread_stack) { > + > + from_ip = cs_etm__last_executed_instr(tidq->prev_packet); > + to_ip = cs_etm__first_executed_instr(tidq->packet); > + > + /* > + * T32 instruction size might be 32-bit or 16-bit, decide by > + * calling cs_etm__t32_instr_size(). > + */ > + if (tidq->prev_packet->isa == CS_ETM_ISA_T32) > + insn_len = cs_etm__t32_instr_size(etmq, trace_chan_id, > + from_ip); > + /* Otherwise, A64 and A32 instruction size are always 32-bit. */ > + else > + insn_len = 4; > + > + thread_stack__event(tidq->thread, tidq->prev_packet->cpu, > + tidq->prev_packet->flags, > + from_ip, to_ip, insn_len, > + etmq->buffer->buffer_nr); > + } else { > + thread_stack__set_trace_nr(tidq->thread, > + tidq->prev_packet->cpu, > + etmq->buffer->buffer_nr); Please add a comment on what the above does. As a rule of thumb I add a comment per addition in a patch in order to help people understand what is happening and some of the reasonning behing the code. > + } > +} > + > static int cs_etm__synth_instruction_sample(struct cs_etm_queue *etmq, > struct cs_etm_traceid_queue *tidq, > u64 addr, u64 period) > @@ -1146,6 +1195,14 @@ static int cs_etm__synth_instruction_sample(struct cs_etm_queue *etmq, > > cs_etm__copy_insn(etmq, tidq->trace_chan_id, tidq->packet, &sample); > > + if (etm->synth_opts.callchain) { > + thread_stack__sample(tidq->thread, tidq->packet->cpu, > + tidq->chain, > + etm->synth_opts.callchain_sz + 1, > + sample.ip, etm->kernel_start); > + sample.callchain = tidq->chain; > + } > + > if (etm->synth_opts.last_branch) { > cs_etm__copy_last_branch_rb(etmq, tidq); > sample.branch_stack = tidq->last_branch; > @@ -1329,6 +1386,8 @@ static int cs_etm__synth_events(struct cs_etm_auxtrace *etm, > attr.sample_type &= ~(u64)PERF_SAMPLE_ADDR; > } > > + if (etm->synth_opts.callchain) > + attr.sample_type |= PERF_SAMPLE_CALLCHAIN; > if (etm->synth_opts.last_branch) > attr.sample_type |= PERF_SAMPLE_BRANCH_STACK; > > @@ -1397,6 +1456,9 @@ static int cs_etm__sample(struct cs_etm_queue *etmq, > tidq->period_instructions = instrs_over; > } > > + if (tidq->prev_packet->last_instr_taken_branch) > + cs_etm__add_stack_event(etmq, tidq); > + > if (etm->sample_branches) { > bool generate_sample = false; > > @@ -2596,7 +2658,17 @@ int cs_etm__process_auxtrace_info(union perf_event *event, > } else { > itrace_synth_opts__set_default(&etm->synth_opts, > session->itrace_synth_opts->default_no_sample); > - etm->synth_opts.callchain = false; > + > + etm->synth_opts.thread_stack = > + session->itrace_synth_opts->thread_stack; > + } > + > + if (etm->synth_opts.callchain && !symbol_conf.use_callchain) { > + symbol_conf.use_callchain = true; > + if (callchain_register_param(&callchain_param) < 0) { > + symbol_conf.use_callchain = false; > + etm->synth_opts.callchain = false; > + } > } > > err = cs_etm__synth_events(etm, session); > -- > 2.17.1 >