Received: by 2002:a25:c593:0:0:0:0:0 with SMTP id v141csp5507417ybe; Tue, 10 Sep 2019 04:59:38 -0700 (PDT) X-Google-Smtp-Source: APXvYqz2Peg7T27Ixb/IJOwjjq+sgVm8UD00F5RLpYNeP+QJJ5M7PVAEVc3u/6WN1+nofpCm4lGf X-Received: by 2002:a50:ab83:: with SMTP id u3mr23497852edc.228.1568116778858; Tue, 10 Sep 2019 04:59:38 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1568116778; cv=none; d=google.com; s=arc-20160816; b=NkXJb8aoVGuQ9fERAFqcSxpW4M3onf2NXD+4T8+bl7HR3GzKoTQtGkfAXsrgxYKLYk NZF9aNW1oLBSAh2kYqfoaMjCKzlfd5MZtXlPf+ZQePMuZmvyW/rhQ7mfPo4o8yD73rAT rkIYIcj8e+pweh+t6dsUd+T8ey9KWOdwZQJNa8DztQsZk3fhJheADhNzSiZMDt3InVY3 5a+gsmFeVdCOXt6vZGrAU0fKev3O/oXPo8D3rU/Y2EkFZJ7HAHqG6Q4e4zSuuBNmeqCu 83dTm4zGqWrAAUCVCd/4U0iVgVdFmwVMeKc6CvPKBFygs4gnPJDbKIaFsu1t+gWak4Tv lXxg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding :content-language:in-reply-to:mime-version:user-agent:date :message-id:organization:autocrypt:openpgp:from:references:cc:to :subject:dkim-signature; bh=KggzyQTt9YMyc2e0zeHCKuseEmxSFUreE/D03f8R1R0=; b=Pou4hXS87kmaSHx/nGcmsEtHahZUpK+pLzf8ivjoM/alKLto+3s6/8K6IclcipPE2w Kobr12h2NqKQ8akQhLuGfq12iH3fR9u4eRgyRtGLTAeNsnysmnlPEhOdjhzctnomX2x0 t/TVe0xjysalscJ4a3+miGEqxNEwP5o6xjN8P1qA/pU8Iy/LqZeTmPRiVSCSGDExq8B6 rAnOZFddYJMzuCWa6KUedFXWVz+Mx7fQae9c6bZn8gWrCcMlpBIE3clXeId65zjrsSL3 Jn5H8STZLYY1C6Hnzaw+JpWMjtc0Cw9QkLeF16VOXSAFP3MNG5iTt0awYstYHAls05VT 8rEg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@baylibre-com.20150623.gappssmtp.com header.s=20150623 header.b=NDqL1gX8; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id v11si11725532edj.201.2019.09.10.04.59.14; Tue, 10 Sep 2019 04:59:38 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@baylibre-com.20150623.gappssmtp.com header.s=20150623 header.b=NDqL1gX8; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728287AbfIJJOZ (ORCPT + 99 others); Tue, 10 Sep 2019 05:14:25 -0400 Received: from mail-wr1-f65.google.com ([209.85.221.65]:45089 "EHLO mail-wr1-f65.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727980AbfIJJOY (ORCPT ); Tue, 10 Sep 2019 05:14:24 -0400 Received: by mail-wr1-f65.google.com with SMTP id l16so18507921wrv.12 for ; Tue, 10 Sep 2019 02:14:22 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=baylibre-com.20150623.gappssmtp.com; s=20150623; h=subject:to:cc:references:from:openpgp:autocrypt:organization :message-id:date:user-agent:mime-version:in-reply-to :content-language:content-transfer-encoding; bh=KggzyQTt9YMyc2e0zeHCKuseEmxSFUreE/D03f8R1R0=; b=NDqL1gX8Ar9j3idQWlhCBLfl2ifiSbwLFgp/lPjUdkMLZVaLI+dxj+pmLWgfzN+VNn q5QilFx3dcH6M/qg8NNqF0Sf4nE5RoUTtj3Yi+/Qm1f6AqAsfVFBrJBqfqN0pasZ+Lqd DIOoV/SfplYO7hM12+n9yvnxfQ3tvM9yBmjbhuvptlv7rS8H7KpOwjjyZUVLLImTVVUL 6vinHeRzaIAEIiaehPyRQzC2AGpeLXJ5mvCNe+j+SPubgah+fsciZ/J5sdoSFx9jjJ6k /TA6n+N+JiA/AZ6SECzRb4h+31h/Jq102kN+lmlW+MWyBGfepGzi9p68ppzwvuyptPtM zmfQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:subject:to:cc:references:from:openpgp:autocrypt :organization:message-id:date:user-agent:mime-version:in-reply-to :content-language:content-transfer-encoding; bh=KggzyQTt9YMyc2e0zeHCKuseEmxSFUreE/D03f8R1R0=; b=VTrtPeZzArnIrDObxq1XYOlZ+HXh3jCgJyyuysTwKkldktGmVwf5tKexlItolzhhEQ wHTU/ITu8ZtL0CEcmH4BrQ0/9o6JTiGbPY5PiTXxlz63BdQ+v8OGKQd5RgEIDY3X8vXy lISYCWF43gz+PB1LAsAZZku1yuEZtrquPYvt0zAuE7BAMaJCzgph4LR34a7G4GkULmC1 nmFZMBwzZKnhEjJMlZnRhKUdeg6Xb7Jry/GrYcqzj3F2V7wFE4LxN5Ksm8pKTYUh3N55 5zK7AdDCR4RcE37mSReaPhAoSRL2Kh8PRfn/juvRvOc0uU02E0fOdGde4gxic/YYip6f oXjQ== X-Gm-Message-State: APjAAAUKNTlAsdkvpqr0evl/xKd0AT5plzZwwlz3rvyuCpIifKShGKgo sN8def/Rw7iHDvfd5IZlyHoUi2dYUKGaPg== X-Received: by 2002:adf:fc8a:: with SMTP id g10mr19319081wrr.354.1568106861769; Tue, 10 Sep 2019 02:14:21 -0700 (PDT) Received: from [10.1.2.12] (lmontsouris-657-1-212-31.w90-63.abo.wanadoo.fr. [90.63.244.31]) by smtp.gmail.com with ESMTPSA id f143sm2485376wme.40.2019.09.10.02.14.20 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Tue, 10 Sep 2019 02:14:21 -0700 (PDT) Subject: Re: [PATCH 6/6] arm64: dts: khadas-vim3: add commented support for PCIe To: Marc Zyngier Cc: khilman@baylibre.com, bhelgaas@google.com, lorenzo.pieralisi@arm.com, yue.wang@Amlogic.com, kishon@ti.com, repk@triplefau.lt, linux-amlogic@lists.infradead.org, linux-pci@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org References: <1567950178-4466-1-git-send-email-narmstrong@baylibre.com> <1567950178-4466-7-git-send-email-narmstrong@baylibre.com> <864l1ls9wy.wl-maz@kernel.org> <2c25e8b5-191f-96c9-8989-23959a7b1c4e@baylibre.com> <8636h4seeq.wl-marc.zyngier@arm.com> From: Neil Armstrong Openpgp: preference=signencrypt Autocrypt: addr=narmstrong@baylibre.com; prefer-encrypt=mutual; keydata= mQENBE1ZBs8BCAD78xVLsXPwV/2qQx2FaO/7mhWL0Qodw8UcQJnkrWmgTFRobtTWxuRx8WWP GTjuhvbleoQ5Cxjr+v+1ARGCH46MxFP5DwauzPekwJUD5QKZlaw/bURTLmS2id5wWi3lqVH4 BVF2WzvGyyeV1o4RTCYDnZ9VLLylJ9bneEaIs/7cjCEbipGGFlfIML3sfqnIvMAxIMZrvcl9 qPV2k+KQ7q+aXavU5W+yLNn7QtXUB530Zlk/d2ETgzQ5FLYYnUDAaRl+8JUTjc0CNOTpCeik 80TZcE6f8M76Xa6yU8VcNko94Ck7iB4vj70q76P/J7kt98hklrr85/3NU3oti3nrIHmHABEB AAG0KE5laWwgQXJtc3Ryb25nIDxuYXJtc3Ryb25nQGJheWxpYnJlLmNvbT6JATsEEwEKACUC GyMGCwkIBwMCBhUIAgkKCwQWAgMBAh4BAheABQJXDO2CAhkBAAoJEBaat7Gkz/iubGIH/iyk RqvgB62oKOFlgOTYCMkYpm2aAOZZLf6VKHKc7DoVwuUkjHfIRXdslbrxi4pk5VKU6ZP9AKsN NtMZntB8WrBTtkAZfZbTF7850uwd3eU5cN/7N1Q6g0JQihE7w4GlIkEpQ8vwSg5W7hkx3yQ6 2YzrUZh/b7QThXbNZ7xOeSEms014QXazx8+txR7jrGF3dYxBsCkotO/8DNtZ1R+aUvRfpKg5 ZgABTC0LmAQnuUUf2PHcKFAHZo5KrdO+tyfL+LgTUXIXkK+tenkLsAJ0cagz1EZ5gntuheLD YJuzS4zN+1Asmb9kVKxhjSQOcIh6g2tw7vaYJgL/OzJtZi6JlIW5AQ0ETVkGzwEIALyKDN/O GURaHBVzwjgYq+ZtifvekdrSNl8TIDH8g1xicBYpQTbPn6bbSZbdvfeQPNCcD4/EhXZuhQXM coJsQQQnO4vwVULmPGgtGf8PVc7dxKOeta+qUh6+SRh3vIcAUFHDT3f/Zdspz+e2E0hPV2hi SvICLk11qO6cyJE13zeNFoeY3ggrKY+IzbFomIZY4yG6xI99NIPEVE9lNBXBKIlewIyVlkOa YvJWSV+p5gdJXOvScNN1epm5YHmf9aE2ZjnqZGoMMtsyw18YoX9BqMFInxqYQQ3j/HpVgTSv mo5ea5qQDDUaCsaTf8UeDcwYOtgI8iL4oHcsGtUXoUk33HEAEQEAAYkBHwQYAQIACQUCTVkG zwIbDAAKCRAWmrexpM/4rrXiB/sGbkQ6itMrAIfnM7IbRuiSZS1unlySUVYu3SD6YBYnNi3G 5EpbwfBNuT3H8//rVvtOFK4OD8cRYkxXRQmTvqa33eDIHu/zr1HMKErm+2SD6PO9umRef8V8 2o2oaCLvf4WeIssFjwB0b6a12opuRP7yo3E3gTCSKmbUuLv1CtxKQF+fUV1cVaTPMyT25Od+ RC1K+iOR0F54oUJvJeq7fUzbn/KdlhA8XPGzwGRy4zcsPWvwnXgfe5tk680fEKZVwOZKIEuJ C3v+/yZpQzDvGYJvbyix0lHnrCzq43WefRHI5XTTQbM0WUIBIcGmq38+OgUsMYu4NzLu7uZF Acmp6h8guQINBFYnf6QBEADQ+wBYa+X2n/xIQz/RUoGHf84Jm+yTqRT43t7sO48/cBW9vAn9 GNwnJ3HRJWKATW0ZXrCr40ES/JqM1fUTfiFDB3VMdWpEfwOAT1zXS+0rX8yljgsWR1UvqyEP 3xN0M/40Zk+rdmZKaZS8VQaXbveaiWMEmY7sBV3QvgOzB7UF2It1HwoCon5Y+PvyE3CguhBd 9iq5iEampkMIkbA3FFCpQFI5Ai3BywkLzbA3ZtnMXR8Qt9gFZtyXvFQrB+/6hDzEPnBGZOOx zkd/iIX59SxBuS38LMlhPPycbFNmtauOC0DNpXCv9ACgC9tFw3exER/xQgSpDVc4vrL2Cacr wmQp1k9E0W+9pk/l8S1jcHx03hgCxPtQLOIyEu9iIJb27TjcXNjiInd7Uea195NldIrndD+x 58/yU3X70qVY+eWbqzpdlwF1KRm6uV0ZOQhEhbi0FfKKgsYFgBIBchGqSOBsCbL35f9hK/JC 6LnGDtSHeJs+jd9/qJj4WqF3x8i0sncQ/gszSajdhnWrxraG3b7/9ldMLpKo/OoihfLaCxtv xYmtw8TGhlMaiOxjDrohmY1z7f3rf6njskoIXUO0nabun1nPAiV1dpjleg60s3OmVQeEpr3a K7gR1ljkemJzM9NUoRROPaT7nMlNYQL+IwuthJd6XQqwzp1jRTGG26J97wARAQABiQM+BBgB AgAJBQJWJ3+kAhsCAikJEBaat7Gkz/iuwV0gBBkBAgAGBQJWJ3+kAAoJEHfc29rIyEnRk6MQ AJDo0nxsadLpYB26FALZsWlN74rnFXth5dQVQ7SkipmyFWZhFL8fQ9OiIoxWhM6rSg9+C1w+ n45eByMg2b8H3mmQmyWztdI95OxSREKwbaXVapCcZnv52JRjlc3DoiiHqTZML5x1Z7lQ1T3F 8o9sKrbFO1WQw1+Nc91+MU0MGN0jtfZ0Tvn/ouEZrSXCE4K3oDGtj3AdC764yZVq6CPigCgs 6Ex80k6QlzCdVP3RKsnPO2xQXXPgyJPJlpD8bHHHW7OLfoR9DaBNympfcbQJeekQrTvyoASw EOTPKE6CVWrcQIztUp0WFTdRGgMK0cZB3Xfe6sOp24PQTHAKGtjTHNP/THomkH24Fum9K3iM /4Wh4V2eqGEgpdeSp5K+LdaNyNgaqzMOtt4HYk86LYLSHfFXywdlbGrY9+TqiJ+ZVW4trmui NIJCOku8SYansq34QzYM0x3UFRwff+45zNBEVzctSnremg1mVgrzOfXU8rt+4N1b2MxorPF8 619aCwVP7U16qNSBaqiAJr4e5SNEnoAq18+1Gp8QsFG0ARY8xp+qaKBByWES7lRi3QbqAKZf yOHS6gmYo9gBmuAhc65/VtHMJtxwjpUeN4Bcs9HUpDMDVHdfeRa73wM+wY5potfQ5zkSp0Jp bxnv/cRBH6+c43stTffprd//4Hgz+nJcCgZKtCYIAPkUxABC85ID2CidzbraErVACmRoizhT KR2OiqSLW2x4xdmSiFNcIWkWJB6Qdri0Fzs2dHe8etD1HYaht1ZhZ810s7QOL7JwypO8dscN KTEkyoTGn6cWj0CX+PeP4xp8AR8ot4d0BhtUY34UPzjE1/xyrQFAdnLd0PP4wXxdIUuRs0+n WLY9Aou/vC1LAdlaGsoTVzJ2gX4fkKQIWhX0WVk41BSFeDKQ3RQ2pnuzwedLO94Bf6X0G48O VsbXrP9BZ6snXyHfebPnno/te5XRqZTL9aJOytB/1iUna+1MAwBxGFPvqeEUUyT+gx1l3Acl ZaTUOEkgIor5losDrePdPgE= Organization: Baylibre Message-ID: <837e8ced-de84-1645-b5ba-6db1eacbc50d@baylibre.com> Date: Tue, 10 Sep 2019 11:14:20 +0200 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:60.0) Gecko/20100101 Thunderbird/60.8.0 MIME-Version: 1.0 In-Reply-To: <8636h4seeq.wl-marc.zyngier@arm.com> Content-Type: text/plain; charset=utf-8 Content-Language: en-US Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 10/09/2019 11:12, Marc Zyngier wrote: > On Mon, 09 Sep 2019 18:50:42 +0100, > Neil Armstrong wrote: >> >> Hi Marc, >> >> Le 09/09/2019 à 18:37, Marc Zyngier a écrit : >>> On Sun, 08 Sep 2019 14:42:58 +0100, >>> Neil Armstrong wrote: >>>> >>>> The VIM3 on-board MCU can mux the PCIe/USB3.0 shared differential >>>> lines using a FUSB340TMX USB 3.1 SuperSpeed Data Switch between >>>> an USB3.0 Type A connector and a M.2 Key M slot. >>>> The PHY driving these differential lines is shared between >>>> the USB3.0 controller and the PCIe Controller, thus only >>>> a single controller can use it. >>>> >>>> The needed DT configuration when the MCU is configured to mux >>>> the PCIe/USB3.0 differential lines to the M.2 Key M slot is >>>> added commented and may uncommented to disable USB3.0 from the >>>> USB Complex and enable the PCIe controller. >>>> >>>> Signed-off-by: Neil Armstrong >>>> --- >>>> .../amlogic/meson-g12b-a311d-khadas-vim3.dts | 22 +++++++++++++++++++ >>>> .../amlogic/meson-g12b-s922x-khadas-vim3.dts | 22 +++++++++++++++++++ >>>> .../boot/dts/amlogic/meson-khadas-vim3.dtsi | 4 ++++ >>>> .../dts/amlogic/meson-sm1-khadas-vim3l.dts | 22 +++++++++++++++++++ >>>> 4 files changed, 70 insertions(+) >>>> >>>> diff --git a/arch/arm64/boot/dts/amlogic/meson-g12b-a311d-khadas-vim3.dts b/arch/arm64/boot/dts/amlogic/meson-g12b-a311d-khadas-vim3.dts >>>> index 3a6a1e0c1e32..0577b1435cbb 100644 >>>> --- a/arch/arm64/boot/dts/amlogic/meson-g12b-a311d-khadas-vim3.dts >>>> +++ b/arch/arm64/boot/dts/amlogic/meson-g12b-a311d-khadas-vim3.dts >>>> @@ -14,3 +14,25 @@ >>>> / { >>>> compatible = "khadas,vim3", "amlogic,a311d", "amlogic,g12b"; >>>> }; >>>> + >>>> +/* >>>> + * The VIM3 on-board MCU can mux the PCIe/USB3.0 shared differential >>>> + * lines using a FUSB340TMX USB 3.1 SuperSpeed Data Switch between >>>> + * an USB3.0 Type A connector and a M.2 Key M slot. >>>> + * The PHY driving these differential lines is shared between >>>> + * the USB3.0 controller and the PCIe Controller, thus only >>>> + * a single controller can use it. >>>> + * If the MCU is configured to mux the PCIe/USB3.0 differential lines >>>> + * to the M.2 Key M slot, uncomment the following block to disable >>>> + * USB3.0 from the USB Complex and enable the PCIe controller. >>>> + */ >>>> +/* >>>> +&pcie { >>>> + status = "okay"; >>>> +}; >>>> + >>>> +&usb { >>>> + phys = <&usb2_phy0>, <&usb2_phy1>; >>>> + phy-names = "usb2-phy0", "usb2-phy1"; >>>> +}; >>>> + */ >>> >>> Although you can't do much more than this here, I'd expect firmware on >>> the machine to provide the DT that matches its configuration. Is it >>> the way it actually works? Or is the user actually expected to edit >>> this file? >> >> It's the plan when initial VIM3 support will be merged in u-boot mainline, >> and the MCU driver will be added aswell : >> https://patchwork.ozlabs.org/cover/1156618/ >> A custom board support altering the DT will be added when this patchset >> is merged upstream. >> >> But since these are separate projects, leaving this as commented is ugly, >> but necessary. > > I agree with the unfortunate necessity. However, could you please have > a comment here, indicating that the user isn't expected to change this > on their own, but instead rely on the firmware/bootloader to do it > accordingly? Yes, sure. Neil > > Thanks, > > M. >