Received: by 2002:a25:c593:0:0:0:0:0 with SMTP id v141csp2017077ybe; Thu, 12 Sep 2019 03:13:44 -0700 (PDT) X-Google-Smtp-Source: APXvYqypUJuAE7pR4n8q2XZXclRX7FVKmGVbkJ9cLGBBkz3nGUYIPFJcK8Ox4LJ+imQlXmGta4xH X-Received: by 2002:a17:907:2161:: with SMTP id rl1mr32595827ejb.142.1568283224106; Thu, 12 Sep 2019 03:13:44 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1568283224; cv=none; d=google.com; s=arc-20160816; b=TOhe4/mzqcuNflLT6o/E307/4zaDo/87Zby1sPz2DR1P02pUkrDVFjGTHTkN9/zhrw G7VN7KNoV6YvaF5bj4TFT+2+gwVz+qszBrpRgIKqsQkoGh7Od81pqzjwIqKxthYRur6m HJAvhsiCrDXbGVjgfgND90tbKujt7XW0nyMNOFEyzDnqvtAN9Josvsww8WnXrsQaWiTV nnAJVbCrry7HXkbzC/EbXGShSC6mf+3C55G67mgU07pIfZoEVdHlBugtWMJmpV4WXS/q 3kWSrGhxS7zZXjryyvR0nfJUDxszQTULLQ50sDAZ3c5YHEO2qAXuFhnlHRElNtZWj0Sc 9IPg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:thread-index:thread-topic :content-transfer-encoding:mime-version:subject:references :in-reply-to:message-id:cc:to:from:date; bh=r2MIpwIz6aof4hOAMbpvoBaPFbjDMEmbbM0buq60LFI=; b=sTpBitZCG3zUnlauhRHqz/l44lGwF7KlZTmv5pgps8O1C+ntISMBskWSsM4jNgutw9 IJgZcesYA5OIGcJBz4UycktbwgX+Uk7l0/MqKdr4ShU/U9pTnnJFXQbUQxQ+ZaaI2BUc /9xM2e1AuRUnIZaRwnzHen18ITFoKaANj/cd2kcvSN6mH35TwV8HNVLv+Qm0+nI13xAX 6oxZQg8IueKxieTXx6CpjWSqTIBWO4Jk+Q4kEyyvNpItUbNP6Y0suC6toBELSFZWOLl1 RI34aRhULRu8n5kILOmPTTQjwqpq0IdVramWxN1mUB2Jcy/eyjqDm1P7CU+cUZKvAE/a IKIA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id n22si8261049edq.33.2019.09.12.03.13.20; Thu, 12 Sep 2019 03:13:44 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1730923AbfILKLa convert rfc822-to-8bit (ORCPT + 99 others); Thu, 12 Sep 2019 06:11:30 -0400 Received: from mail.savoirfairelinux.com ([208.88.110.44]:44012 "EHLO mail.savoirfairelinux.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1730831AbfILKL3 (ORCPT ); Thu, 12 Sep 2019 06:11:29 -0400 X-Greylist: delayed 573 seconds by postgrey-1.27 at vger.kernel.org; Thu, 12 Sep 2019 06:11:29 EDT Received: from localhost (localhost [127.0.0.1]) by mail.savoirfairelinux.com (Postfix) with ESMTP id C08D39C01E4; Thu, 12 Sep 2019 06:01:55 -0400 (EDT) Received: from mail.savoirfairelinux.com ([127.0.0.1]) by localhost (mail.savoirfairelinux.com [127.0.0.1]) (amavisd-new, port 10032) with ESMTP id LbxnRGPrx1J3; Thu, 12 Sep 2019 06:01:54 -0400 (EDT) Received: from localhost (localhost [127.0.0.1]) by mail.savoirfairelinux.com (Postfix) with ESMTP id CD51C9C0202; Thu, 12 Sep 2019 06:01:54 -0400 (EDT) X-Virus-Scanned: amavisd-new at mail.savoirfairelinux.com Received: from mail.savoirfairelinux.com ([127.0.0.1]) by localhost (mail.savoirfairelinux.com [127.0.0.1]) (amavisd-new, port 10026) with ESMTP id Q4heQjoc48wB; Thu, 12 Sep 2019 06:01:54 -0400 (EDT) Received: from mail.savoirfairelinux.com (mail.savoirfairelinux.com [192.168.48.237]) by mail.savoirfairelinux.com (Postfix) with ESMTP id 768E99C01E4; Thu, 12 Sep 2019 06:01:54 -0400 (EDT) Date: Thu, 12 Sep 2019 06:01:54 -0400 (EDT) From: Gilles Doffe To: Marco Felsch Cc: devicetree , linux-arm-kernel , linux-kernel , mark rutland , festevam , s hauer , rennes , robh+dt , linux-imx , kernel , =?utf-8?Q?J=C3=A9rome?= Oufella , shawnguo Message-ID: <978100557.7721358.1568282514403.JavaMail.zimbra@savoirfairelinux.com> In-Reply-To: <20190722075341.e4ve45rneusiogtk@pengutronix.de> References: <20190719104615.5329-1-gilles.doffe@savoirfairelinux.com> <20190722075341.e4ve45rneusiogtk@pengutronix.de> Subject: Re: [PATCH v2] arm: dts: imx6qdl: add gpio expander pca9535 MIME-Version: 1.0 Content-Type: text/plain; charset=utf-8 Content-Transfer-Encoding: 8BIT X-Mailer: Zimbra 8.8.11_GA_3737 (ZimbraWebClient - GC76 (Linux)/8.8.11_GA_3737) Thread-Topic: imx6qdl: add gpio expander pca9535 Thread-Index: X3FtlLOdQwdk2SX5U0uhcvyPGHIXGw== Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi Marco, Thanks for your reply and sorry about the delay. ----- Le 22 Juil 19, à 9:53, Marco Felsch m.felsch@pengutronix.de a écrit : > Hi Gilles, > > can you adapt the patch title, I assumed that the base dtsi is adding a > gpio-expander which makes no sense. My first intent was to add the gpio-expander pca9535 into the imx6q-rex-pro.dts and in a future imx6qp-rex-ultra.dts However I noticed that the sgtl5000 was already in the dtsi. It is maybe due to the fact that like the pca9535, the sgtl5000 is present on the baseboard not on the SOM. Thus I guess that baseboard stuff common to all rex SOM should be in imx6qdl-rex.dtsi and not in the dts. Does-it seem correct to you ? > > On 19-07-19 12:46, Gilles DOFFE wrote: >> The pca9535 gpio expander is present on the Rex baseboard, but missing >> from the dtsi. >> >> Add the new gpio controller and the associated interrupt line >> MX6QDL_PAD_NANDF_CS3__GPIO6_IO16. >> >> Signed-off-by: Gilles DOFFE >> --- > > Having a changelog would be nice too. > >> arch/arm/boot/dts/imx6qdl-rex.dtsi | 19 +++++++++++++++++++ >> 1 file changed, 19 insertions(+) >> >> diff --git a/arch/arm/boot/dts/imx6qdl-rex.dtsi >> b/arch/arm/boot/dts/imx6qdl-rex.dtsi >> index 97f1659144ea..b517efb22fcb 100644 >> --- a/arch/arm/boot/dts/imx6qdl-rex.dtsi >> +++ b/arch/arm/boot/dts/imx6qdl-rex.dtsi >> @@ -136,6 +136,19 @@ >> compatible = "atmel,24c02"; >> reg = <0x57>; >> }; >> + >> + pca9535: gpio8@27 { >> + compatible = "nxp,pca9535"; >> + reg = <0x27>; > > The i2c devices are orderd by their i2c-addresses starting from the > lowest. > Ack. >> + gpio-controller; >> + #gpio-cells = <2>; >> + pinctrl-names = "default"; >> + pinctrl-0 = <&pinctrl_pca9535>; >> + interrupt-parent = <&gpio6>; >> + interrupts = <16 IRQ_TYPE_LEVEL_LOW>; >> + interrupt-controller; >> + #interrupt-cells = <2>; >> + }; >> }; >> >> &i2c3 { >> @@ -237,6 +250,12 @@ >> >; >> }; >> >> + pinctrl_pca9535: pca9535 { >> + fsl,pins = < >> + MX6QDL_PAD_NANDF_CS3__GPIO6_IO16 0x00017059 > > The pinmux below don't use the leading zero's if you are the first I > would drop that. > > Regards, > Marco > Ack. Regards, Gilles