Received: by 2002:a25:c593:0:0:0:0:0 with SMTP id v141csp825843ybe; Fri, 13 Sep 2019 06:59:08 -0700 (PDT) X-Google-Smtp-Source: APXvYqx5uP5I+u/sIF3N6dTsqMc9bcfIU2DImShsNoZBS0zIV0Y0tsN41D0ovQdTJO+9NgYBSQwV X-Received: by 2002:a17:906:19d9:: with SMTP id h25mr2057704ejd.43.1568383148054; Fri, 13 Sep 2019 06:59:08 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1568383148; cv=none; d=google.com; s=arc-20160816; b=ydJfO6fttqEuQy/R4JyXsDQuDxOrKs7emUV7Ru4IawaBVCw+xgCn7TbYlw9Mm+rNrF sOrSgw3TX7qa6PFkPGAwe0PYIMA4netYH3H2UEUn6MF6omVHbluqbJOaX4a27ggxe4ig fpcct/n4bAbMuFDLoZgGtNbXsSFN/V/NtcutKgsAwb9KX0x7byY5wCHmE1wUgU0Sole4 vKSdYN6SEoiVUQvzNJ7SDEmgiPoOnk/F8YrZA6aH2IF06GYUqIViEsP05hW7eGwHgKYW y+ynOd558iW0jSgg29zbhMd2g4sae8ObpSKOtOPy++/8kWdcZAXr2bCFrtm1iT5Gd9dp jZtQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:message-id:content-transfer-encoding :content-language:in-reply-to:mime-version:user-agent:date:from :references:cc:to:subject; bh=HK8CHTeO5YlXXYdXTyiEsoDJjrEUEHO8IJCbOD/pnH0=; b=SETnSlso7ttR8brHXf0C4ePIKcN1WhVFfbxXe/tQ2aFjlRosfOcAWv6b3o64J+gt0V mhKLfoaOezSPecUWIVruQr9AqachA34+6LpG6pxG3wC1GxoOeRz7msqjSDaFihFAqvNf /m37DBWCqO2c4HeKyf28FFvRhgHIxlIPopaSVfsoLAo6bP5Tb65a/zCSQl5oFf2gFwty AUI0oaN6Y+BrjceYYnBqqsqJY4Mn3XWg4g45X8XTbNVdO+CUNlni1OcaXeWS6UyziGqq X1KjoGxMP2Vxec3wlz7zNnrRiu8QMbFO5zSs41cpp3i5Dl86k1ALuvU/jzsMNha75hmc 2oFw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=ibm.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id e50si17126295edb.177.2019.09.13.06.58.43; Fri, 13 Sep 2019 06:59:08 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=ibm.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2390939AbfIMNzt (ORCPT + 99 others); Fri, 13 Sep 2019 09:55:49 -0400 Received: from mx0b-001b2d01.pphosted.com ([148.163.158.5]:41672 "EHLO mx0a-001b2d01.pphosted.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S2388331AbfIMNzt (ORCPT ); Fri, 13 Sep 2019 09:55:49 -0400 Received: from pps.filterd (m0098416.ppops.net [127.0.0.1]) by mx0b-001b2d01.pphosted.com (8.16.0.27/8.16.0.27) with SMTP id x8DDrbVT034626 for ; Fri, 13 Sep 2019 09:55:47 -0400 Received: from e06smtp01.uk.ibm.com (e06smtp01.uk.ibm.com [195.75.94.97]) by mx0b-001b2d01.pphosted.com with ESMTP id 2v0bnhj5jh-1 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=NOT) for ; Fri, 13 Sep 2019 09:55:47 -0400 Received: from localhost by e06smtp01.uk.ibm.com with IBM ESMTP SMTP Gateway: Authorized Use Only! Violators will be prosecuted for from ; Fri, 13 Sep 2019 14:55:45 +0100 Received: from b06avi18878370.portsmouth.uk.ibm.com (9.149.26.194) by e06smtp01.uk.ibm.com (192.168.101.131) with IBM ESMTP SMTP Gateway: Authorized Use Only! Violators will be prosecuted; (version=TLSv1/SSLv3 cipher=AES256-GCM-SHA384 bits=256/256) Fri, 13 Sep 2019 14:55:41 +0100 Received: from d06av26.portsmouth.uk.ibm.com (d06av26.portsmouth.uk.ibm.com [9.149.105.62]) by b06avi18878370.portsmouth.uk.ibm.com (8.14.9/8.14.9/NCO v10.0) with ESMTP id x8DDtetk11993488 (version=TLSv1/SSLv3 cipher=DHE-RSA-AES256-GCM-SHA384 bits=256 verify=OK); Fri, 13 Sep 2019 13:55:40 GMT Received: from d06av26.portsmouth.uk.ibm.com (unknown [127.0.0.1]) by IMSVA (Postfix) with ESMTP id C43A8AE056; Fri, 13 Sep 2019 13:55:40 +0000 (GMT) Received: from d06av26.portsmouth.uk.ibm.com (unknown [127.0.0.1]) by IMSVA (Postfix) with ESMTP id 182F9AE045; Fri, 13 Sep 2019 13:55:40 +0000 (GMT) Received: from pomme.local (unknown [9.145.181.150]) by d06av26.portsmouth.uk.ibm.com (Postfix) with ESMTP; Fri, 13 Sep 2019 13:55:39 +0000 (GMT) Subject: Re: [PATCH 2/3] powperc/mm: read TLB Block Invalidate Characteristics To: "Aneesh Kumar K.V" , mpe@ellerman.id.au, benh@kernel.crashing.org, paulus@samba.org, npiggin@gmail.com Cc: linuxppc-dev@lists.ozlabs.org, linux-mm@kvack.org, linux-kernel@vger.kernel.org References: <20190830120712.22971-1-ldufour@linux.ibm.com> <20190830120712.22971-3-ldufour@linux.ibm.com> From: Laurent Dufour Date: Fri, 13 Sep 2019 15:55:39 +0200 User-Agent: Mozilla/5.0 (Macintosh; Intel Mac OS X 10.14; rv:60.0) Gecko/20100101 Thunderbird/60.9.0 MIME-Version: 1.0 In-Reply-To: Content-Type: text/plain; charset=utf-8; format=flowed Content-Language: en-US Content-Transfer-Encoding: 8bit X-TM-AS-GCONF: 00 x-cbid: 19091313-4275-0000-0000-0000036551FE X-IBM-AV-DETECTION: SAVI=unused REMOTE=unused XFE=unused x-cbparentid: 19091313-4276-0000-0000-00003877B00E Message-Id: <5b5dfa47-43a0-5035-d620-addca4549bf7@linux.ibm.com> X-Proofpoint-Virus-Version: vendor=fsecure engine=2.50.10434:,, definitions=2019-09-13_07:,, signatures=0 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 priorityscore=1501 malwarescore=0 suspectscore=0 phishscore=0 bulkscore=0 spamscore=0 clxscore=1015 lowpriorityscore=0 mlxscore=0 impostorscore=0 mlxlogscore=999 adultscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.0.1-1908290000 definitions=main-1909130137 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Le 12/09/2019 à 16:16, Aneesh Kumar K.V a écrit : > On 8/30/19 5:37 PM, Laurent Dufour wrote: >> The PAPR document specifies the TLB Block Invalidate Characteristics which >> is telling which couple base page size / page size is supported by the >> H_BLOCK_REMOVE hcall. >> >> A new set of feature is added to the mmu_psize_def structure to record per >> base page size which page size is supported by H_BLOCK_REMOVE. >> >> A new init service is added to read the characteristics. The size of the >> buffer is set to twice the number of known page size, plus 10 bytes to >> ensure we have enough place. >> > > > So this is not really the base page size/actual page size combination. This > is related to H_BLOCK_REMOVE hcall, block size supported by that HCALL and > what page size combination is supported with that specific block size. I agree > > We should add that TLB block invalidate characteristics format in this patch. Sure, will do that in a comment inside the code. > >> Signed-off-by: Laurent Dufour >> --- >>   arch/powerpc/include/asm/book3s/64/mmu.h |   3 + >>   arch/powerpc/platforms/pseries/lpar.c    | 107 +++++++++++++++++++++++ >>   2 files changed, 110 insertions(+) >> >> diff --git a/arch/powerpc/include/asm/book3s/64/mmu.h >> b/arch/powerpc/include/asm/book3s/64/mmu.h >> index 23b83d3593e2..675895dfe39f 100644 >> --- a/arch/powerpc/include/asm/book3s/64/mmu.h >> +++ b/arch/powerpc/include/asm/book3s/64/mmu.h >> @@ -12,11 +12,14 @@ >>    *    sllp  : is a bit mask with the value of SLB L || LP to be or'ed >>    *            directly to a slbmte "vsid" value >>    *    penc  : is the HPTE encoding mask for the "LP" field: >> + *    hblk  : H_BLOCK_REMOVE supported block size for this page size in >> + *            segment who's base page size is that page size. >>    * >>    */ >>   struct mmu_psize_def { >>       unsigned int    shift;    /* number of bits */ >>       int        penc[MMU_PAGE_COUNT];    /* HPTE encoding */ >> +    int        hblk[MMU_PAGE_COUNT];    /* H_BLOCK_REMOVE support */ >>       unsigned int    tlbiel;    /* tlbiel supported for that page size */ >>       unsigned long    avpnm;    /* bits to mask out in AVPN in the HPTE */ >>       union { >> diff --git a/arch/powerpc/platforms/pseries/lpar.c >> b/arch/powerpc/platforms/pseries/lpar.c >> index 4f76e5f30c97..375e19b3cf53 100644 >> --- a/arch/powerpc/platforms/pseries/lpar.c >> +++ b/arch/powerpc/platforms/pseries/lpar.c >> @@ -1311,6 +1311,113 @@ static void do_block_remove(unsigned long number, >> struct ppc64_tlb_batch *batch, >>           (void)call_block_remove(pix, param, true); >>   } >> +static inline void __init set_hblk_bloc_size(int bpsize, int psize, >> +                         unsigned int block_size) >> +{ >> +    struct mmu_psize_def *def = &mmu_psize_defs[bpsize]; >> + >> +    if (block_size > def->hblk[psize]) >> +        def->hblk[psize] = block_size; >> +} >> + >> +static inline void __init check_lp_set_hblk(unsigned int lp, >> +                        unsigned int block_size) >> +{ >> +    unsigned int bpsize, psize; >> + >> + >> +    /* First, check the L bit, if not set, this means 4K */ >> +    if ((lp & 0x80) == 0) { > > > What is that 0x80? We should have #define for most of those. I will make that more explicit through a define > >> +        set_hblk_bloc_size(MMU_PAGE_4K, MMU_PAGE_4K, block_size); >> +        return; >> +    } >> + >> +    /* PAPR says to look at bits 2-7 (0 = MSB) */ >> +    lp &= 0x3f; > > Also convert that to #define? Really ? The comment above is explicitly saying that we are looking at bits 2-7. A define will obfuscate that. > >> +    for (bpsize = 0; bpsize < MMU_PAGE_COUNT; bpsize++) { >> +        struct mmu_psize_def *def =  &mmu_psize_defs[bpsize]; >> + >> +        for (psize = 0; psize < MMU_PAGE_COUNT; psize++) { >> +            if (def->penc[psize] == lp) { >> +                set_hblk_bloc_size(bpsize, psize, block_size); >> +                return; >> +            } >> +        } >> +    } >> +} >> + >> +#define SPLPAR_TLB_BIC_TOKEN        50 >> +#define SPLPAR_TLB_BIC_MAXLENGTH    (MMU_PAGE_COUNT*2 + 10) >> +static int __init read_tlbbi_characteristics(void) >> +{ >> +    int call_status; >> +    unsigned char local_buffer[SPLPAR_TLB_BIC_MAXLENGTH]; >> +    int len, idx, bpsize; >> + >> +    if (!firmware_has_feature(FW_FEATURE_BLOCK_REMOVE)) { >> +        pr_info("H_BLOCK_REMOVE is not supported"); >> +        return 0; >> +    } >> + >> +    memset(local_buffer, 0, SPLPAR_TLB_BIC_MAXLENGTH); >> + >> +    spin_lock(&rtas_data_buf_lock); >> +    memset(rtas_data_buf, 0, RTAS_DATA_BUF_SIZE); >> +    call_status = rtas_call(rtas_token("ibm,get-system-parameter"), 3, 1, >> +                NULL, >> +                SPLPAR_TLB_BIC_TOKEN, >> +                __pa(rtas_data_buf), >> +                RTAS_DATA_BUF_SIZE); >> +    memcpy(local_buffer, rtas_data_buf, SPLPAR_TLB_BIC_MAXLENGTH); >> +    local_buffer[SPLPAR_TLB_BIC_MAXLENGTH - 1] = '\0'; >> +    spin_unlock(&rtas_data_buf_lock); >> + >> +    if (call_status != 0) { >> +        pr_warn("%s %s Error calling get-system-parameter (0x%x)\n", >> +            __FILE__, __func__, call_status); >> +        return 0; >> +    } >> + >> +    /* >> +     * The first two (2) bytes of the data in the buffer are the length of >> +     * the returned data, not counting these first two (2) bytes. >> +     */ >> +    len = local_buffer[0] * 256 + local_buffer[1] + 2; >> +    if (len >= SPLPAR_TLB_BIC_MAXLENGTH) { >> +        pr_warn("%s too large returned buffer %d", __func__, len); >> +        return 0; >> +    } >> + >> +    idx = 2; >> +    while (idx < len) { >> +        unsigned int block_size = local_buffer[idx++]; >> +        unsigned int npsize; >> + >> +        if (!block_size) >> +            break; >> + >> +        block_size = 1 << block_size; >> +        if (block_size != 8) >> +            /* We only support 8 bytes size TLB invalidate buffer */ >> +            pr_warn("Unsupported H_BLOCK_REMOVE block size : %d\n", >> +                block_size); >> + >> +        for (npsize = local_buffer[idx++];  npsize > 0; npsize--) >> +            check_lp_set_hblk((unsigned int) local_buffer[idx++], >> +                      block_size); >> +    } >> + >> +    for (bpsize = 0; bpsize < MMU_PAGE_COUNT; bpsize++) >> +        for (idx = 0; idx < MMU_PAGE_COUNT; idx++) >> +            if (mmu_psize_defs[bpsize].hblk[idx]) >> +                pr_info("H_BLOCK_REMOVE supports base psize:%d psize:%d >> block size:%d", >> +                    bpsize, idx, >> +                    mmu_psize_defs[bpsize].hblk[idx]); >> + >> +    return 0; >> +} >> +machine_arch_initcall(pseries, read_tlbbi_characteristics); >> + > > Why a machine_arch_initcall() ? Can't we do this similar to how we do > segment-page-size parsing from device tree? Also this should be hash > translation mode specific. Because that code is specific to the pseries architecture. the hash translation is not pseries specific. Indeed the change in mmu_psize_defs is not too generic. The hblk characteristics should remain static to the lpar.c file where it is used. > >>   /* >>    * Take a spinlock around flushes to avoid bouncing the hypervisor tlbie >>    * lock. >> >