Received: by 2002:a25:c593:0:0:0:0:0 with SMTP id v141csp3601827ybe; Sun, 15 Sep 2019 19:58:43 -0700 (PDT) X-Google-Smtp-Source: APXvYqzN4db6yUYYJl2r+QLp7hSmsM6OCCVdl874oRmh6Pb2GNFf8YqZvekpsTp+YbkQZpB8BdVM X-Received: by 2002:a50:fa83:: with SMTP id w3mr3628997edr.262.1568602723149; Sun, 15 Sep 2019 19:58:43 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1568602723; cv=none; d=google.com; s=arc-20160816; b=xrWw3jo4/xYxasVyj+I320jYDtAh4n59EbJN68LqMglid7QJi9xwfPDgOP2Iq+jtTB /pToEbnFIaV7MJ4QiuZvNCAiEnCbtEyqXCcm344m6dEKO62NnttoPxGVyw7lGNPRk+V3 Nlht/H4ST+fySTKBei+aUopLjV6TOGdnHXsomoVKiXLgWdVU7rLMaU7ZIDN+s/aE5S7/ qLY0A5bnC6ShBKHy0/cOQqLcpL7A8SAgtsQUAtxEVDV74SON7AYZYszmRNEnGKkk4uDF O6++CCul9vWppQzPNE/6BBvt0TGJX6D7mlNtCxGR3BXbtNTavtBDtzc/OJlEcg2RP/s8 G0gg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=26LRrKI7tGuzJ5CNuIBkPMHAEpqmP1c1Z9VwbN34bDQ=; b=pq/ReXzYkC0yUguXeUhWzwQGjib4ZmUKjkiEAF59mHWu5pRSVPVjg6y7JgIK2kWDA8 EZRqfHcxUknrkA2KjHFWIFfG49ShMW+WY/L6UyNGloA7/Gv2i+9ERhHuytkR2NehYgh+ k9xE6IXPMd8s54TXFTk08xYp1ofphnbp+b4209SJr4h7Ndq/pN0MBFVyJef6FZblpXVI SKCs1zT1YoZoooI5o+qL4vxd5CMHxJQngBEWenXDFbcvVjpVJRRahHPZZZXLeM9BoEYx 918wHdxvPW0QIqc4swLMoIL7SfB0WGXTEHfLR6lW0El/ai/xX/eBxKTJdefYCoezH9jg 5pyA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=mediatek.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id o22si1763436ejb.285.2019.09.15.19.58.19; Sun, 15 Sep 2019 19:58:43 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=mediatek.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729744AbfIPCae (ORCPT + 99 others); Sun, 15 Sep 2019 22:30:34 -0400 Received: from Mailgw01.mediatek.com ([1.203.163.78]:50732 "EHLO mailgw01.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S1725980AbfIPCac (ORCPT ); Sun, 15 Sep 2019 22:30:32 -0400 X-UUID: 7ec43d1563134902a6cae9b770f2942f-20190916 X-UUID: 7ec43d1563134902a6cae9b770f2942f-20190916 Received: from mtkcas35.mediatek.inc [(172.27.4.253)] by mailgw01.mediatek.com (envelope-from ) (mailgw01.mediatek.com ESMTP with TLS) with ESMTP id 553271483; Mon, 16 Sep 2019 10:30:09 +0800 Received: from MTKCAS32.mediatek.inc (172.27.4.184) by MTKMBS33N1.mediatek.inc (172.27.4.75) with Microsoft SMTP Server (TLS) id 15.0.1395.4; Mon, 16 Sep 2019 10:30:08 +0800 Received: from mszsdclx1018.gcn.mediatek.inc (172.27.4.253) by MTKCAS32.mediatek.inc (172.27.4.170) with Microsoft SMTP Server id 15.0.1395.4 via Frontend Transport; Mon, 16 Sep 2019 10:30:07 +0800 From: Jitao Shi To: Sam Ravnborg , David Airlie , Daniel Vetter , , CC: , , , , , , , Jitao Shi Subject: [PATCH v5 6/8] drm/panel: support for boe,tv101wum-n53 wuxga dsi video mode panel Date: Mon, 16 Sep 2019 10:29:39 +0800 Message-ID: <20190916022941.15404-7-jitao.shi@mediatek.com> X-Mailer: git-send-email 2.21.0 In-Reply-To: <20190916022941.15404-1-jitao.shi@mediatek.com> References: <20190916022941.15404-1-jitao.shi@mediatek.com> MIME-Version: 1.0 Content-Transfer-Encoding: 7BIT Content-Type: text/plain; charset=US-ASCII X-TM-SNTS-SMTP: 691B241C82C5E82503CD4EDCC7C426F66D34BF386A268BE19FB1C80A2B0ABBA82000:8 X-MTK: N Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Boe,tv101wum-n53's connector is same as boe,tv101wum-nl6. The most codes can be reuse. So boe,tv101wum-n53 and boe,tv101wum-nl6 use one driver file. Add the different parts in driver data. Signed-off-by: Jitao Shi --- .../gpu/drm/panel/panel-boe-tv101wum-nl6.c | 31 +++++++++++++++++++ 1 file changed, 31 insertions(+) diff --git a/drivers/gpu/drm/panel/panel-boe-tv101wum-nl6.c b/drivers/gpu/drm/panel/panel-boe-tv101wum-nl6.c index f80974778360..eac480ba19cc 100644 --- a/drivers/gpu/drm/panel/panel-boe-tv101wum-nl6.c +++ b/drivers/gpu/drm/panel/panel-boe-tv101wum-nl6.c @@ -621,6 +621,34 @@ static const struct panel_desc auo_kd101n80_45na_desc = { .discharge_on_disable = true, }; +static const struct drm_display_mode boe_tv101wum_n53_default_mode = { + .clock = 159260, + .hdisplay = 1200, + .hsync_start = 1200 + 60, + .hsync_end = 1200 + 60 + 24, + .htotal = 1200 + 60 + 24 + 80, + .vdisplay = 1920, + .vsync_start = 1920 + 14, + .vsync_end = 1920 + 14 + 2, + .vtotal = 1920 + 14 + 2 + 10, + .vrefresh = 60, + .type = DRM_MODE_TYPE_DRIVER | DRM_MODE_TYPE_PREFERRED, +}; + +static const struct panel_desc boe_tv101wum_n53_desc = { + .modes = &boe_tv101wum_n53_default_mode, + .bpc = 8, + .size = { + .width_mm = 135, + .height_mm = 216, + }, + .lanes = 4, + .format = MIPI_DSI_FMT_RGB888, + .mode_flags = MIPI_DSI_MODE_VIDEO | MIPI_DSI_MODE_VIDEO_SYNC_PULSE | + MIPI_DSI_MODE_LPM, + .init_cmds = boe_init_cmd, +}; + static int boe_panel_get_modes(struct drm_panel *panel) { struct boe_panel *boe = to_boe_panel(panel); @@ -747,6 +775,9 @@ static const struct of_device_id boe_of_match[] = { { .compatible = "auo,kd101n80-45na", .data = &auo_kd101n80_45na_desc }, + { .compatible = "boe,tv101wum-n53", + .data = &boe_tv101wum_n53_desc + }, { /* sentinel */ } }; MODULE_DEVICE_TABLE(of, boe_of_match); -- 2.21.0