Received: by 2002:a25:c593:0:0:0:0:0 with SMTP id v141csp6230780ybe; Tue, 17 Sep 2019 23:25:50 -0700 (PDT) X-Google-Smtp-Source: APXvYqzbnq/KM5EroNvOMF02R+Y3hIUbWehuEEBU536GY/dsNKA7OWJBvHBSlAxy2zAOX5yT3lSZ X-Received: by 2002:aa7:db12:: with SMTP id t18mr8649702eds.156.1568787949908; Tue, 17 Sep 2019 23:25:49 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1568787949; cv=none; d=google.com; s=arc-20160816; b=JXTpC1hBfE6h4XZbi/Wnz7DuIEKAqb3P7DrEq/FdFPVk6KfE4r368cKBv5+TUUnn5j i7NzO94FTLu6SdcxP1g7ToMCYZDDpLutOPFw/F1tlCAR971nVdSxXIBxGeo4q6ufiesK smuYP+wFeRse4yG4Cwp2kOeGlwm+o+zDYzyIiPLJdPLAp/sWze+jjZLSoqQvU7D+VxKj opfBjYBJTe4Ep7EFsri6FU7nUDV7rkmIjY/shpgRarOCIg4jGzA4U0SLSJq80K6K1YeU 8bsgxX5+Hrw1Scmnub8z5a+YJehe8LSRzFS0vXFQmo0mkLaVWSkuxLb8d36h6xcuhH4I bWXg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from; bh=1IS9khxuqu5YDIdRZS+4bsHfiAoiGnvV1YiRzVYqD2g=; b=Yz0WhJJl63BOgUwFse/64BIUyu77MDotykAEeXihDytcs65dMvgIWzthiGAcwfL/80 qu8lfWIzOP6Fc2G3epOHJP9hvYBXRPOnWsqxCdXCKkgtae1BSWsPqqdMOXhg4yTBoGoS vv0LeaS6B0+FeS3HskAObxbypNRc3MmCf7MGYnQzoxlqJ5ED0CJ2X5tJiHDqSbDhvOqb 18446A5W3mMbvQLeArD+hMxOARY52e+yKm5bQk69HAMjGYkQlNmbhy/M1gpGEAfA/zZf qiFL+FJqLd93RTWso4KxL9C5tR5TItC0U1WkrZ9vMNumpRlONoBjeQv9zs88q0L7XyyV a/7Q== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id 90si2879181edj.72.2019.09.17.23.25.27; Tue, 17 Sep 2019 23:25:49 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727195AbfIRGTp (ORCPT + 99 others); Wed, 18 Sep 2019 02:19:45 -0400 Received: from ZXSHCAS2.zhaoxin.com ([203.148.12.82]:39983 "EHLO ZXSHCAS2.zhaoxin.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S1727131AbfIRGTo (ORCPT ); Wed, 18 Sep 2019 02:19:44 -0400 Received: from zxbjmbx2.zhaoxin.com (10.29.252.164) by ZXSHCAS2.zhaoxin.com (10.28.252.162) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.1261.35; Wed, 18 Sep 2019 14:19:41 +0800 Received: from tony-HX002EA.zhaoxin.com (10.32.64.46) by zxbjmbx2.zhaoxin.com (10.29.252.164) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.1261.35; Wed, 18 Sep 2019 14:19:39 +0800 From: Tony W Wang-oc To: , , , , , , , , , , CC: , , , Subject: [PATCH v4 2/4] x86/mce: Make 3 functions non-static Date: Wed, 18 Sep 2019 14:19:31 +0800 Message-ID: <1568787573-1297-3-git-send-email-TonyWWang-oc@zhaoxin.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1568787573-1297-2-git-send-email-TonyWWang-oc@zhaoxin.com> References: <1568787573-1297-1-git-send-email-TonyWWang-oc@zhaoxin.com> <1568787573-1297-2-git-send-email-TonyWWang-oc@zhaoxin.com> MIME-Version: 1.0 Content-Type: text/plain X-Originating-IP: [10.32.64.46] X-ClientProxiedBy: zxbjmbx1.zhaoxin.com (10.29.252.163) To zxbjmbx2.zhaoxin.com (10.29.252.164) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org These functions are declared static and cannot be used in others .c source file. this commit removes the static attribute and adds the declaration to the header for these functions. Signed-off-by: Tony W Wang-oc --- arch/x86/kernel/cpu/mce/intel.c | 6 +++--- arch/x86/kernel/cpu/mce/internal.h | 6 ++++++ 2 files changed, 9 insertions(+), 3 deletions(-) diff --git a/arch/x86/kernel/cpu/mce/intel.c b/arch/x86/kernel/cpu/mce/intel.c index 88cd959..70799a5 100644 --- a/arch/x86/kernel/cpu/mce/intel.c +++ b/arch/x86/kernel/cpu/mce/intel.c @@ -423,7 +423,7 @@ void cmci_disable_bank(int bank) raw_spin_unlock_irqrestore(&cmci_discover_lock, flags); } -static void intel_init_cmci(void) +void intel_init_cmci(void) { int banks; @@ -442,7 +442,7 @@ static void intel_init_cmci(void) cmci_recheck(); } -static void intel_init_lmce(void) +void intel_init_lmce(void) { u64 val; @@ -455,7 +455,7 @@ static void intel_init_lmce(void) wrmsrl(MSR_IA32_MCG_EXT_CTL, val | MCG_EXT_CTL_LMCE_EN); } -static void intel_clear_lmce(void) +void intel_clear_lmce(void) { u64 val; diff --git a/arch/x86/kernel/cpu/mce/internal.h b/arch/x86/kernel/cpu/mce/internal.h index 43031db..842b273 100644 --- a/arch/x86/kernel/cpu/mce/internal.h +++ b/arch/x86/kernel/cpu/mce/internal.h @@ -45,11 +45,17 @@ unsigned long cmci_intel_adjust_timer(unsigned long interval); bool mce_intel_cmci_poll(void); void mce_intel_hcpu_update(unsigned long cpu); void cmci_disable_bank(int bank); +void intel_init_cmci(void); +void intel_init_lmce(void); +void intel_clear_lmce(void); #else # define cmci_intel_adjust_timer mce_adjust_timer_default static inline bool mce_intel_cmci_poll(void) { return false; } static inline void mce_intel_hcpu_update(unsigned long cpu) { } static inline void cmci_disable_bank(int bank) { } +static inline void intel_init_cmci(void) { } +static inline void intel_init_lmce(void) { } +static inline void intel_clear_lmce(void) { } #endif void mce_timer_kick(unsigned long interval); -- 2.7.4