Received: by 2002:a25:c593:0:0:0:0:0 with SMTP id v141csp6393694ybe; Wed, 18 Sep 2019 02:45:12 -0700 (PDT) X-Google-Smtp-Source: APXvYqzMg/h5AxNpC8MQaUIGve8i26PFPlDN1R/fMITVuPtzIkh5wr+Hl0iAlO9r3Gd1gBM2ddyY X-Received: by 2002:aa7:dcc3:: with SMTP id w3mr9283414edu.202.1568799912078; Wed, 18 Sep 2019 02:45:12 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1568799912; cv=none; d=google.com; s=arc-20160816; b=VIKTeVPFAHS2p3SOVoftqDiljpXlJHqUrbpgH2vKDPK8UsNyEzAXAgGufio9ha+htK SWeSdsufYx4EwEZGal1otwyuiOs62n5dYtGo+mU6KIoWAFWObofROvnX9auNdUXULK6w lePFCirEAFg7ENRHkmeT9J/gxfaL40wtdHz86lnc/d3yWVaJDa+AWAj8zX0oTxyAQjz8 c35O9ZnFWEJXHHiRSWBE0kNU2vaCPkSXP1EWGpzFMzTw8/2nrs/kZ6g/LDcwWzqgGd57 jo062wyXVSPdoiXuQp4HV/AH6XErKIP+Vb/F4U4M5C0IyYUMDGaCXhBq3l/WUEHlyUgE aT0A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from; bh=3mSZk80VSypBPrKsmNZSkxxCiVsS96nk32/EF2uCgqg=; b=GuEMeb2fEZaOcqS5cYn37QRqipkOGGtW9JMJcf2qC24Fj2KhYHwMc+RD7lzEKKxdnJ j/PZi7bqCY+9RgXCSAnSxa49Sxpjs3blokCKqUF2/h1WzOA06UFzWU0ZreANViiyt4TJ 08T7vd7PCH6V515pzrCTvxMLhaCg6hwhSPRrJm0ilMa1yAT6xisBNdxg9HbFLdwMGRfC gK6WrnZIELcmWqBgx9V7sF4KgTyW49oZyd0DiuFXc50GB1xlRdlDwl3PAhcummK0vu/H M4oMlw0gkp3x8H4LOUYcdKtLsgWQENqswM5Dc12Lz28mD6HSp3kZnsbW18VQ2PPqAYHo ZPzA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=mediatek.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id u8si2328913ejo.287.2019.09.18.02.44.48; Wed, 18 Sep 2019 02:45:12 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=mediatek.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1730860AbfIRJa2 (ORCPT + 99 others); Wed, 18 Sep 2019 05:30:28 -0400 Received: from mailgw01.mediatek.com ([210.61.82.183]:61054 "EHLO mailgw01.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S1729307AbfIRJa1 (ORCPT ); Wed, 18 Sep 2019 05:30:27 -0400 X-UUID: 64a1ee396e9a4f8489f6978099c2bcc4-20190918 X-UUID: 64a1ee396e9a4f8489f6978099c2bcc4-20190918 Received: from mtkcas09.mediatek.inc [(172.21.101.178)] by mailgw01.mediatek.com (envelope-from ) (Cellopoint E-mail Firewall v4.1.10 Build 0809 with TLS) with ESMTP id 14601261; Wed, 18 Sep 2019 17:30:21 +0800 Received: from mtkcas07.mediatek.inc (172.21.101.84) by mtkmbs05n1.mediatek.inc (172.21.101.15) with Microsoft SMTP Server (TLS) id 15.0.1395.4; Wed, 18 Sep 2019 17:30:17 +0800 Received: from mtksdccf07.mediatek.inc (172.21.84.99) by mtkcas07.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1395.4 via Frontend Transport; Wed, 18 Sep 2019 17:30:17 +0800 From: Sam Shih To: Rob Herring , Mark Rutland , Matthias Brugger , Thierry Reding CC: Ryder Lee , John Crispin , , , , , Sam Shih Subject: [PATCH v8 03/11] pwm: mediatek: remove a property "has-clks" Date: Wed, 18 Sep 2019 17:28:51 +0800 Message-ID: <1568798939-16038-4-git-send-email-sam.shih@mediatek.com> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1568798939-16038-1-git-send-email-sam.shih@mediatek.com> References: <1568798939-16038-1-git-send-email-sam.shih@mediatek.com> MIME-Version: 1.0 Content-Type: text/plain X-MTK: N Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org We can use fixed-clock to repair mt7628 pwm during configure from userspace. The SoC is legacy MIPS and has no complex clock tree. Due to we can get clock frequency for period calculation from DT fixed-clock, so we can remove has-clock property, and directly use devm_clk_get and clk_get_rate. Signed-off-by: Ryder Lee Signed-off-by: Sam Shih --- Changes since v6: Based on fixed-clock in DT, we can remove has-clks property Changes since v5: 1. Follow reviewer's comments Make the changes of fix mt7628 pwm as a single patch Changes since v4: - Follow reviewers's comments 1. use pc->soc->has_clks to check clocks exist or not. 2. Add error message when probe() unable to get clks - Fixes bug when SoC is old mips which has no complex clock tree. if clocks not exist, use the new property from DT to apply period caculation; otherwise, use clk_get_rate to get clock frequency and apply period caculation. --- drivers/pwm/pwm-mediatek.c | 19 +++++-------------- 1 file changed, 5 insertions(+), 14 deletions(-) diff --git a/drivers/pwm/pwm-mediatek.c b/drivers/pwm/pwm-mediatek.c index ebd62629e3fe..07e843aeddb1 100644 --- a/drivers/pwm/pwm-mediatek.c +++ b/drivers/pwm/pwm-mediatek.c @@ -57,7 +57,6 @@ static const char * const mtk_pwm_clk_name[MTK_CLK_MAX] = { struct mtk_pwm_platform_data { unsigned int fallback_npwms; bool pwm45_fixup; - bool has_clks; }; /** @@ -87,9 +86,6 @@ static int mtk_pwm_clk_enable(struct pwm_chip *chip, struct pwm_device *pwm) struct mtk_pwm_chip *pc = to_mtk_pwm_chip(chip); int ret; - if (!pc->soc->has_clks) - return 0; - ret = clk_prepare_enable(pc->clks[MTK_CLK_TOP]); if (ret < 0) return ret; @@ -116,9 +112,6 @@ static void mtk_pwm_clk_disable(struct pwm_chip *chip, struct pwm_device *pwm) { struct mtk_pwm_chip *pc = to_mtk_pwm_chip(chip); - if (!pc->soc->has_clks) - return; - clk_disable_unprepare(pc->clks[MTK_CLK_PWM1 + pwm->hwpwm]); clk_disable_unprepare(pc->clks[MTK_CLK_MAIN]); clk_disable_unprepare(pc->clks[MTK_CLK_TOP]); @@ -262,11 +255,13 @@ static int mtk_pwm_probe(struct platform_device *pdev) npwms = MTK_CLK_MAX - 2; } - for (i = 0; i < npwms + 2 && pc->soc->has_clks; i++) { - pc->clks[i] = devm_clk_get(&pdev->dev, mtk_pwm_clk_name[i]); + for (i = 0; i < npwms + 2 ; i++) { + pc->clks[i] = devm_clk_get(&pdev->dev, + mtk_pwm_clk_name[i]); if (IS_ERR(pc->clks[i])) { dev_err(&pdev->dev, "clock: %s fail: %ld\n", - mtk_pwm_clk_name[i], PTR_ERR(pc->clks[i])); + mtk_pwm_clk_name[i], + PTR_ERR(pc->clks[i])); return PTR_ERR(pc->clks[i]); } } @@ -297,25 +292,21 @@ static int mtk_pwm_remove(struct platform_device *pdev) static const struct mtk_pwm_platform_data mt2712_pwm_data = { .fallback_npwms = 8, .pwm45_fixup = false, - .has_clks = true, }; static const struct mtk_pwm_platform_data mt7622_pwm_data = { .fallback_npwms = 6, .pwm45_fixup = false, - .has_clks = true, }; static const struct mtk_pwm_platform_data mt7623_pwm_data = { .fallback_npwms = 5, .pwm45_fixup = true, - .has_clks = true, }; static const struct mtk_pwm_platform_data mt7628_pwm_data = { .fallback_npwms = 4, .pwm45_fixup = true, - .has_clks = false, }; static const struct of_device_id mtk_pwm_of_match[] = { -- 2.17.1