Received: by 2002:a25:824b:0:0:0:0:0 with SMTP id d11csp1302849ybn; Wed, 25 Sep 2019 16:00:39 -0700 (PDT) X-Google-Smtp-Source: APXvYqz/7WhjecgZf7ZABDDTIwwlV/T9KQEnwnVkhUeiuXpgJwyauaoGqGcoGLUiAdilcjY3/hzK X-Received: by 2002:a17:907:441d:: with SMTP id om21mr558666ejb.188.1569452439504; Wed, 25 Sep 2019 16:00:39 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1569452439; cv=none; d=google.com; s=arc-20160816; b=mm08RmaupH2oXYLWIRYrPijI1aKEupk6TVEBKy7rHfHrIbushZF+JI4jTXQCzMnx9G 6eHkOnNVDQdUp6GM24D28ywP2ix5YdGvJsTtBxTBMcGw/SByfaRrkt2pUolf404HgZWz 0beuc/H7JdKsjHnLQRIHikFc6tttPRn21ZkNZ3Jn1K00gz3JS2OhBs3TvhUxpz9/R13l MB9vgx1aD7xWM4VnNiN/ok/ZMjCz0w/ARz/uMLtEK64zHCopdBOVwECoPsce7KaoYR9r Ide6Qnw/BKKmwgMCzFJHfHkh2rAQJiLck1ZY4cTwKfiVBj6yUjpSq5+K/bwj7y3Ks/yC yp3w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=/4jx28E69KCevYGKi7KbeEA4wwHpLUURWR3T39EUzCc=; b=VmVY6pXfNze3Sf7Klpbay9V1qaT5zBsYQc2Y3wA8Gtn+NK0ZnhqH9d2Cx6RGKEJnAs jbmIH5YfWEvtyDbZy7JGLIL+Jomql/qqmqZDCH6lFhmndGVIDkYF4IfkFDA9nyLnjAK/ EkhMm31g9c29bvUp8y8RvWk1qeqK3KkcoRmUYyP0Z7rKt/UYx5u2/zFz8WjI8+59T77K GZSnCtHIzrQgd6cKbiLeVFrv2kj0CYHpnJlMBhhfegbw1ktHehaWNmutfl27ORoaNHS7 5Ku2qAYFD3+4YYad+KUMaLDNz6JI11KKN/ES8Dr0+NyE07+fzqutF7L45vY0ePfEUj90 0bqw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id g22si268130edf.398.2019.09.25.16.00.15; Wed, 25 Sep 2019 16:00:39 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2502340AbfIWS1X (ORCPT + 99 others); Mon, 23 Sep 2019 14:27:23 -0400 Received: from foss.arm.com ([217.140.110.172]:46902 "EHLO foss.arm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S2502300AbfIWS1W (ORCPT ); Mon, 23 Sep 2019 14:27:22 -0400 Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.121.207.14]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id 39C9E1B8E; Mon, 23 Sep 2019 11:27:22 -0700 (PDT) Received: from big-swifty.lan (unknown [172.31.20.19]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id 25C0F3F694; Mon, 23 Sep 2019 11:27:18 -0700 (PDT) From: Marc Zyngier To: kvmarm@lists.cs.columbia.edu, linux-kernel@vger.kernel.org Cc: Eric Auger , James Morse , Julien Thierry , Suzuki K Poulose , Thomas Gleixner , Jason Cooper , Lorenzo Pieralisi , Andrew Murray Subject: [PATCH 15/35] irqchip/gic-v4.1: Add mask/unmask doorbell callbacks Date: Mon, 23 Sep 2019 19:25:46 +0100 Message-Id: <20190923182606.32100-16-maz@kernel.org> X-Mailer: git-send-email 2.20.1 In-Reply-To: <20190923182606.32100-1-maz@kernel.org> References: <20190923182606.32100-1-maz@kernel.org> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org masking/unmasking doorbells on GICv4.1 relies on a new INVDB command, which broadcasts the invalidation to all RDs. Implement the new command as well as the masking callbacks, and plug the whole thing into the v4.1 VPE irqchip. Signed-off-by: Marc Zyngier --- drivers/irqchip/irq-gic-v3-its.c | 60 ++++++++++++++++++++++++++++++ include/linux/irqchip/arm-gic-v3.h | 3 +- 2 files changed, 62 insertions(+), 1 deletion(-) diff --git a/drivers/irqchip/irq-gic-v3-its.c b/drivers/irqchip/irq-gic-v3-its.c index 4098ef6d030a..36653db372bc 100644 --- a/drivers/irqchip/irq-gic-v3-its.c +++ b/drivers/irqchip/irq-gic-v3-its.c @@ -309,6 +309,10 @@ struct its_cmd_desc { u16 seq_num; u16 its_list; } its_vmovp_cmd; + + struct { + struct its_vpe *vpe; + } its_invdb_cmd; }; }; @@ -750,6 +754,21 @@ static struct its_vpe *its_build_vmovp_cmd(struct its_node *its, return valid_vpe(its, desc->its_vmovp_cmd.vpe); } +static struct its_vpe *its_build_invdb_cmd(struct its_node *its, + struct its_cmd_block *cmd, + struct its_cmd_desc *desc) +{ + if (WARN_ON(!is_v4_1(its))) + return NULL; + + its_encode_cmd(cmd, GITS_CMD_INVDB); + its_encode_vpeid(cmd, desc->its_invdb_cmd.vpe->vpe_id); + + its_fixup_cmd(cmd); + + return valid_vpe(its, desc->its_invdb_cmd.vpe); +} + static u64 its_cmd_ptr_to_offset(struct its_node *its, struct its_cmd_block *ptr) { @@ -1117,6 +1136,14 @@ static void its_send_vinvall(struct its_node *its, struct its_vpe *vpe) its_send_single_vcommand(its, its_build_vinvall_cmd, &desc); } +static void its_send_invdb(struct its_node *its, struct its_vpe *vpe) +{ + struct its_cmd_desc desc; + + desc.its_invdb_cmd.vpe = vpe; + its_send_single_vcommand(its, its_build_invdb_cmd, &desc); +} + /* * irqchip functions - assumes MSI, mostly. */ @@ -3403,6 +3430,37 @@ static struct irq_chip its_vpe_irq_chip = { .irq_set_vcpu_affinity = its_vpe_set_vcpu_affinity, }; +static void its_vpe_4_1_send_inv(struct irq_data *d) +{ + struct its_vpe *vpe = irq_data_get_irq_chip_data(d); + struct its_node *its; + + /* + * GICv4.1 wants doorbells to be invalidated using the + * INVDB command in order to be broadcast to all RDs. Send + * it to the first valid ITS, and let the HW do its magic. + */ + list_for_each_entry(its, &its_nodes, entry) { + if (!is_v4_1(its)) + continue; + + its_send_invdb(its, vpe); + break; + } +} + +static void its_vpe_4_1_mask_irq(struct irq_data *d) +{ + lpi_write_config(d->parent_data, LPI_PROP_ENABLED, 0); + its_vpe_4_1_send_inv(d); +} + +static void its_vpe_4_1_unmask_irq(struct irq_data *d) +{ + lpi_write_config(d->parent_data, 0, LPI_PROP_ENABLED); + its_vpe_4_1_send_inv(d); +} + static int its_vpe_4_1_set_vcpu_affinity(struct irq_data *d, void *vcpu_info) { struct its_cmd_info *info = vcpu_info; @@ -3424,6 +3482,8 @@ static int its_vpe_4_1_set_vcpu_affinity(struct irq_data *d, void *vcpu_info) static struct irq_chip its_vpe_4_1_irq_chip = { .name = "GICv4.1-vpe", + .irq_mask = its_vpe_4_1_mask_irq, + .irq_unmask = its_vpe_4_1_unmask_irq, .irq_eoi = irq_chip_eoi_parent, .irq_set_affinity = its_vpe_set_affinity, .irq_set_vcpu_affinity = its_vpe_4_1_set_vcpu_affinity, diff --git a/include/linux/irqchip/arm-gic-v3.h b/include/linux/irqchip/arm-gic-v3.h index f1d6de53e09b..8157737053e4 100644 --- a/include/linux/irqchip/arm-gic-v3.h +++ b/include/linux/irqchip/arm-gic-v3.h @@ -484,8 +484,9 @@ #define GITS_CMD_VMAPTI GITS_CMD_GICv4(GITS_CMD_MAPTI) #define GITS_CMD_VMOVI GITS_CMD_GICv4(GITS_CMD_MOVI) #define GITS_CMD_VSYNC GITS_CMD_GICv4(GITS_CMD_SYNC) -/* VMOVP is the odd one, as it doesn't have a physical counterpart */ +/* VMOVP and INVDB are the odd ones, as they dont have a physical counterpart */ #define GITS_CMD_VMOVP GITS_CMD_GICv4(2) +#define GITS_CMD_INVDB GITS_CMD_GICv4(0xe) /* * ITS error numbers -- 2.20.1