Received: by 2002:a25:824b:0:0:0:0:0 with SMTP id d11csp1800466ybn; Thu, 26 Sep 2019 02:23:08 -0700 (PDT) X-Google-Smtp-Source: APXvYqzsD/UJSIqOmsNPz5+NJrJOx282trSPb8xVPkDYlPRX5a+B5VC60Xz3kbghyGokwq3JeRK8 X-Received: by 2002:a17:906:79ca:: with SMTP id m10mr2127457ejo.292.1569489788771; Thu, 26 Sep 2019 02:23:08 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1569489788; cv=none; d=google.com; s=arc-20160816; b=ygN3fIDPumUeL4PB5EK4CULUgmnGUDDp+yDuXjp2+idkqn4JoR8iLRK9UlyaX6ob0Y +93Wj5e3DKCwy1RrsRlE/Bpwt2trpkjoC/QbUYP1gpefpUZCZDdUpAvAvJr6FW3VxuK3 L+mSHVxXENZkbjCkNpSSgkvAq9+eAI3aSij5UczL0WNW0o5JQjOxvnLWMX6Vyk4KUDRv QYoV7ilq5yHETf/rhGAlLZ1C722b8XaVl8MJ85JpwjA+4r5HPV3m7BMYes8PUS61nOsX C6IfvTuiBu2HeqT1D9xb+yUXwavEKfGZ6GzKEdoSdOObm0dD5KH2gSv5stDvd4pwDIK5 1Pdw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-language :content-transfer-encoding:in-reply-to:mime-version:user-agent:date :message-id:from:references:cc:to:subject; bh=viu8GuWjh4ydjm2bD5ZAuWVhCbe/HlP8pVwEALHbEyE=; b=zoUrz4L+6h50JTv2uhLCd19o4P8tNubf+3+QsYmopwxpwTvznoapa0vhMUHUQLe30Z vC7b2wuCVZ1G5Kohm2MjFBZ6pwtSPdBOH+Mt4eCm9lR/qnd6oaiGMIUrzB1D0B8fw6Ms IcO0V3GPuRYVOeIiiH6LKAxo9HFprVH93HYR+wNOaovNKrKGjv0B75MbciJdig0JrDrd sQYkJ1a4vwVY2OIQEIfFrSkIFzxKAEIMLn50kkEO4pEiObf7G7Lw8eYWMWo6SaIUoJdR b0cwT2pmN66ZBjJH4FPg8FyvD9dQVPKtCidUqe5Emak3Bcxa1YKiqXhIDTItpYQIHKkX viWA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id e43si949700eda.296.2019.09.26.02.22.45; Thu, 26 Sep 2019 02:23:08 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2634160AbfIYIdJ (ORCPT + 99 others); Wed, 25 Sep 2019 04:33:09 -0400 Received: from regular1.263xmail.com ([211.150.70.204]:55368 "EHLO regular1.263xmail.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S2634140AbfIYIdJ (ORCPT ); Wed, 25 Sep 2019 04:33:09 -0400 Received: from localhost (unknown [192.168.167.223]) by regular1.263xmail.com (Postfix) with ESMTP id E900E25A; Wed, 25 Sep 2019 16:33:02 +0800 (CST) X-MAIL-GRAY: 0 X-MAIL-DELIVERY: 1 X-ADDR-CHECKED4: 1 X-ANTISPAM-LEVEL: 2 X-SKE-CHECKED: 1 X-ABS-CHECKED: 1 Received: from [172.16.10.69] (unknown [58.22.7.114]) by smtp.263.net (postfix) whith ESMTP id P8268T140247138543360S1569400380603435_; Wed, 25 Sep 2019 16:33:01 +0800 (CST) X-IP-DOMAINF: 1 X-UNIQUE-TAG: <567e49f44f60ab6af7dc24948813d994> X-RL-SENDER: hjc@rock-chips.com X-SENDER: hjc@rock-chips.com X-LOGIN-NAME: hjc@rock-chips.com X-FST-TO: linux-kernel@vger.kernel.org X-SENDER-IP: 58.22.7.114 X-ATTACHMENT-NUM: 0 X-DNS-TYPE: 0 Subject: Re: [PATCH 1/3] drm: Add some new format DRM_FORMAT_NVXX_10 To: Maarten Lankhorst , dri-devel@lists.freedesktop.org, Maxime Ripard , Sean Paul , David Airlie , Daniel Vetter Cc: heiko@sntech.de, Ayan.Halder@arm.com, linux-kernel@vger.kernel.org References: <1569398801-92201-1-git-send-email-hjc@rock-chips.com> <1569398801-92201-2-git-send-email-hjc@rock-chips.com> <8cd915d3-9f61-abdc-7fd1-a9241777f29a@linux.intel.com> From: "sandy.huang" Message-ID: Date: Wed, 25 Sep 2019 16:32:59 +0800 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:60.0) Gecko/20100101 Thunderbird/60.8.0 MIME-Version: 1.0 In-Reply-To: <8cd915d3-9f61-abdc-7fd1-a9241777f29a@linux.intel.com> Content-Type: text/plain; charset=utf-8; format=flowed Content-Transfer-Encoding: 8bit Content-Language: en-US Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org 在 2019/9/25 下午4:17, Maarten Lankhorst 写道: > Op 25-09-2019 om 10:06 schreef Sandy Huang: >> These new format is supported by some rockchip socs: >> >> DRM_FORMAT_NV12_10/DRM_FORMAT_NV21_10 >> DRM_FORMAT_NV16_10/DRM_FORMAT_NV61_10 >> DRM_FORMAT_NV24_10/DRM_FORMAT_NV42_10 >> >> Signed-off-by: Sandy Huang >> --- >> drivers/gpu/drm/drm_fourcc.c | 18 ++++++++++++++++++ >> include/uapi/drm/drm_fourcc.h | 14 ++++++++++++++ >> 2 files changed, 32 insertions(+) >> >> diff --git a/drivers/gpu/drm/drm_fourcc.c b/drivers/gpu/drm/drm_fourcc.c >> index c630064..f25fa81 100644 >> --- a/drivers/gpu/drm/drm_fourcc.c >> +++ b/drivers/gpu/drm/drm_fourcc.c >> @@ -274,6 +274,24 @@ const struct drm_format_info *__drm_format_info(u32 format) >> { .format = DRM_FORMAT_YUV420_10BIT, .depth = 0, >> .num_planes = 1, .cpp = { 0, 0, 0 }, .hsub = 2, .vsub = 2, >> .is_yuv = true }, >> + { .format = DRM_FORMAT_NV12_10, .depth = 0, >> + .num_planes = 2, .cpp = { 0, 0, 0 }, .hsub = 2, .vsub = 2, >> + .is_yuv = true }, >> + { .format = DRM_FORMAT_NV21_10, .depth = 0, >> + .num_planes = 2, .cpp = { 0, 0, 0 }, .hsub = 2, .vsub = 2, >> + .is_yuv = true }, >> + { .format = DRM_FORMAT_NV16_10, .depth = 0, >> + .num_planes = 2, .cpp = { 0, 0, 0 }, .hsub = 2, .vsub = 1, >> + .is_yuv = true }, >> + { .format = DRM_FORMAT_NV61_10, .depth = 0, >> + .num_planes = 2, .cpp = { 0, 0, 0 }, .hsub = 2, .vsub = 1, >> + .is_yuv = true }, >> + { .format = DRM_FORMAT_NV24_10, .depth = 0, >> + .num_planes = 2, .cpp = { 0, 0, 0 }, .hsub = 1, .vsub = 1, >> + .is_yuv = true }, >> + { .format = DRM_FORMAT_NV42_10, .depth = 0, >> + .num_planes = 2, .cpp = { 0, 0, 0 }, .hsub = 1, .vsub = 1, >> + .is_yuv = true }, >> }; >> >> unsigned int i; >> diff --git a/include/uapi/drm/drm_fourcc.h b/include/uapi/drm/drm_fourcc.h >> index 3feeaa3..0479f47 100644 >> --- a/include/uapi/drm/drm_fourcc.h >> +++ b/include/uapi/drm/drm_fourcc.h >> @@ -238,6 +238,20 @@ extern "C" { >> #define DRM_FORMAT_NV42 fourcc_code('N', 'V', '4', '2') /* non-subsampled Cb:Cr plane */ >> >> /* >> + * 2 plane YCbCr 10bit >> + * index 0 = Y plane, [9:0] Y >> + * index 1 = Cr:Cb plane, [19:0] >> + * or >> + * index 1 = Cb:Cr plane, [19:0] >> + */ >> +#define DRM_FORMAT_NV12_10 fourcc_code('N', 'A', '1', '2') /* 2x2 subsampled Cr:Cb plane */ >> +#define DRM_FORMAT_NV21_10 fourcc_code('N', 'A', '2', '1') /* 2x2 subsampled Cb:Cr plane */ >> +#define DRM_FORMAT_NV16_10 fourcc_code('N', 'A', '1', '6') /* 2x1 subsampled Cr:Cb plane */ >> +#define DRM_FORMAT_NV61_10 fourcc_code('N', 'A', '6', '1') /* 2x1 subsampled Cb:Cr plane */ >> +#define DRM_FORMAT_NV24_10 fourcc_code('N', 'A', '2', '4') /* non-subsampled Cr:Cb plane */ >> +#define DRM_FORMAT_NV42_10 fourcc_code('N', 'A', '4', '2') /* non-subsampled Cb:Cr plane */ >> + >> +/* >> * 2 plane YCbCr MSB aligned >> * index 0 = Y plane, [15:0] Y:x [10:6] little endian >> * index 1 = Cr:Cb plane, [31:0] Cr:x:Cb:x [10:6:10:6] little endian > What are the other bits, they are not mentioned? It's compact layout Yplane:     Y0[9:0]Y1[9:0]Y2[9:0]Y3[9:0]... UVplane:     U0[9:0]V0[9:0]U1[9:0]V1[9:0]... > > > >