Received: by 2002:a25:824b:0:0:0:0:0 with SMTP id d11csp1803287ybn; Thu, 26 Sep 2019 02:26:12 -0700 (PDT) X-Google-Smtp-Source: APXvYqwg9xF0h9pbRmufIfoAweu9KOjFb4mKnmc+tMoTnyMIitGE9gtu2ysVn8qx+EmfOtPcCxhZ X-Received: by 2002:a17:906:90d4:: with SMTP id v20mr2178991ejw.189.1569489972508; Thu, 26 Sep 2019 02:26:12 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1569489972; cv=none; d=google.com; s=arc-20160816; b=fcnFvWZSh6edzxQyraQ7V8Jjs1KiOfG/qpxClmwd5oB63I3EYYbW9fb2oQPR7kD/D2 Ciw8HmVD2uSYQoK0OqLs6vzkfuAKYonsLOdvMAlXFii3eTZDNkTRGEj6whiMxwXZM6Me KcTbO6Y3FaO0ocWqZwiGOQEF3B4XR95kcjzARZsN24BjvYiSeodNqBcOmw0gigrJlOox TJWyjNh4y3dge4AzLNzgjhKXs0Tz98OKxijQVwjglSuIoTKXNfPscV9DJlRFY263f/Tz X2i7wo48PwM40K38PrixJr/B6ovSp5Mz+7Tt9h8VAZ1WLa0jfbwAh7ORvDdt6suaNiLg jkOw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-language :content-transfer-encoding:in-reply-to:mime-version:user-agent:date :message-id:from:references:cc:to:subject; bh=e3lZ1J7ESiC0gdJq77xm6jRpZzU+HeTs31cMGKQbM6E=; b=plY9UGkKrLi+QqAu9c1jP1LanDq6YD8OicE07h47YEW91hhMEv1mcTrmoWrZJHd89p gYKVtDmUs46mwhA8BVV1FNmJhyD5U5iB8KcOAyUnvN6hNscPd+dwagQvewMkh5NjDsTF BqjkuvHrBEMF2YXJQBAS+V+uelCYGbIMijabxH95t520pBDomqeKr1vE2+niyxhCQE9q LQ1AIeK2Zpwe+SgeuDWmI3lIKui9tkIqjPgi03X3QxU2r4L6tq62UEr3q7U6E3rzFokT SlSdkGScyQDNrVCt4GH4/1weLq97KJQV3874Brciwt6zwq+PDPj09R3nhOBOFzlyRu4D 03ww== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id k9si1004365edb.56.2019.09.26.02.25.49; Thu, 26 Sep 2019 02:26:12 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728475AbfIYJYH (ORCPT + 99 others); Wed, 25 Sep 2019 05:24:07 -0400 Received: from mga02.intel.com ([134.134.136.20]:23106 "EHLO mga02.intel.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727587AbfIYJXb (ORCPT ); Wed, 25 Sep 2019 05:23:31 -0400 X-Amp-Result: SKIPPED(no attachment in message) X-Amp-File-Uploaded: False Received: from fmsmga001.fm.intel.com ([10.253.24.23]) by orsmga101.jf.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 25 Sep 2019 02:23:30 -0700 X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.64,547,1559545200"; d="scan'208";a="203575205" Received: from timmpete-desk1.ger.corp.intel.com (HELO [10.252.55.52]) ([10.252.55.52]) by fmsmga001.fm.intel.com with ESMTP; 25 Sep 2019 02:23:27 -0700 Subject: Re: [PATCH 1/3] drm: Add some new format DRM_FORMAT_NVXX_10 To: "sandy.huang" , dri-devel@lists.freedesktop.org, Maxime Ripard , Sean Paul , David Airlie , Daniel Vetter Cc: heiko@sntech.de, Ayan.Halder@arm.com, linux-kernel@vger.kernel.org References: <1569398801-92201-1-git-send-email-hjc@rock-chips.com> <1569398801-92201-2-git-send-email-hjc@rock-chips.com> <8cd915d3-9f61-abdc-7fd1-a9241777f29a@linux.intel.com> From: Maarten Lankhorst Message-ID: <434dc7ec-5029-4609-f6f3-0766091315ec@linux.intel.com> Date: Wed, 25 Sep 2019 11:23:27 +0200 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:60.0) Gecko/20100101 Thunderbird/60.7.2 MIME-Version: 1.0 In-Reply-To: Content-Type: text/plain; charset=utf-8 Content-Transfer-Encoding: 8bit Content-Language: en-US Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Op 25-09-2019 om 10:32 schreef sandy.huang: > > 在 2019/9/25 下午4:17, Maarten Lankhorst 写道: >> Op 25-09-2019 om 10:06 schreef Sandy Huang: >>> These new format is supported by some rockchip socs: >>> >>> DRM_FORMAT_NV12_10/DRM_FORMAT_NV21_10 >>> DRM_FORMAT_NV16_10/DRM_FORMAT_NV61_10 >>> DRM_FORMAT_NV24_10/DRM_FORMAT_NV42_10 >>> >>> Signed-off-by: Sandy Huang >>> --- >>>   drivers/gpu/drm/drm_fourcc.c  | 18 ++++++++++++++++++ >>>   include/uapi/drm/drm_fourcc.h | 14 ++++++++++++++ >>>   2 files changed, 32 insertions(+) >>> >>> diff --git a/drivers/gpu/drm/drm_fourcc.c b/drivers/gpu/drm/drm_fourcc.c >>> index c630064..f25fa81 100644 >>> --- a/drivers/gpu/drm/drm_fourcc.c >>> +++ b/drivers/gpu/drm/drm_fourcc.c >>> @@ -274,6 +274,24 @@ const struct drm_format_info *__drm_format_info(u32 format) >>>           { .format = DRM_FORMAT_YUV420_10BIT,    .depth = 0, >>>             .num_planes = 1, .cpp = { 0, 0, 0 }, .hsub = 2, .vsub = 2, >>>             .is_yuv = true }, >>> +        { .format = DRM_FORMAT_NV12_10,        .depth = 0, >>> +          .num_planes = 2, .cpp = { 0, 0, 0 }, .hsub = 2, .vsub = 2, >>> +          .is_yuv = true }, >>> +        { .format = DRM_FORMAT_NV21_10,        .depth = 0, >>> +          .num_planes = 2, .cpp = { 0, 0, 0 }, .hsub = 2, .vsub = 2, >>> +          .is_yuv = true }, >>> +        { .format = DRM_FORMAT_NV16_10,        .depth = 0, >>> +          .num_planes = 2, .cpp = { 0, 0, 0 }, .hsub = 2, .vsub = 1, >>> +          .is_yuv = true }, >>> +        { .format = DRM_FORMAT_NV61_10,        .depth = 0, >>> +          .num_planes = 2, .cpp = { 0, 0, 0 }, .hsub = 2, .vsub = 1, >>> +          .is_yuv = true }, >>> +        { .format = DRM_FORMAT_NV24_10,        .depth = 0, >>> +          .num_planes = 2, .cpp = { 0, 0, 0 }, .hsub = 1, .vsub = 1, >>> +          .is_yuv = true }, >>> +        { .format = DRM_FORMAT_NV42_10,        .depth = 0, >>> +          .num_planes = 2, .cpp = { 0, 0, 0 }, .hsub = 1, .vsub = 1, >>> +          .is_yuv = true }, >>>       }; >>>         unsigned int i; >>> diff --git a/include/uapi/drm/drm_fourcc.h b/include/uapi/drm/drm_fourcc.h >>> index 3feeaa3..0479f47 100644 >>> --- a/include/uapi/drm/drm_fourcc.h >>> +++ b/include/uapi/drm/drm_fourcc.h >>> @@ -238,6 +238,20 @@ extern "C" { >>>   #define DRM_FORMAT_NV42        fourcc_code('N', 'V', '4', '2') /* non-subsampled Cb:Cr plane */ >>>     /* >>> + * 2 plane YCbCr 10bit >>> + * index 0 = Y plane, [9:0] Y >>> + * index 1 = Cr:Cb plane, [19:0] >>> + * or >>> + * index 1 = Cb:Cr plane, [19:0] >>> + */ >>> +#define DRM_FORMAT_NV12_10    fourcc_code('N', 'A', '1', '2') /* 2x2 subsampled Cr:Cb plane */ >>> +#define DRM_FORMAT_NV21_10    fourcc_code('N', 'A', '2', '1') /* 2x2 subsampled Cb:Cr plane */ >>> +#define DRM_FORMAT_NV16_10    fourcc_code('N', 'A', '1', '6') /* 2x1 subsampled Cr:Cb plane */ >>> +#define DRM_FORMAT_NV61_10    fourcc_code('N', 'A', '6', '1') /* 2x1 subsampled Cb:Cr plane */ >>> +#define DRM_FORMAT_NV24_10    fourcc_code('N', 'A', '2', '4') /* non-subsampled Cr:Cb plane */ >>> +#define DRM_FORMAT_NV42_10    fourcc_code('N', 'A', '4', '2') /* non-subsampled Cb:Cr plane */ >>> + >>> +/* >>>    * 2 plane YCbCr MSB aligned >>>    * index 0 = Y plane, [15:0] Y:x [10:6] little endian >>>    * index 1 = Cr:Cb plane, [31:0] Cr:x:Cb:x [10:6:10:6] little endian >> What are the other bits, they are not mentioned? > > It's compact layout > > Yplane: > >     Y0[9:0]Y1[9:0]Y2[9:0]Y3[9:0]... > > UVplane: > >     U0[9:0]V0[9:0]U1[9:0]V1[9:0]... This should be put in the comment then, for clarity. :) Probably needs 4 pixels to describe how it fits in 5 (or 10 for cbcr) bytes. Cheers, Maarten