Received: by 2002:a25:824b:0:0:0:0:0 with SMTP id d11csp1893187ybn; Thu, 26 Sep 2019 03:55:43 -0700 (PDT) X-Google-Smtp-Source: APXvYqwXfiJJcCrsvcjibaZW4zREppzWndbF/nqOnnwWIAnbcU457rRGNEPCNcA10OUpFaz0Val0 X-Received: by 2002:aa7:d4c5:: with SMTP id t5mr2823909edr.154.1569495343125; Thu, 26 Sep 2019 03:55:43 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1569495343; cv=none; d=google.com; s=arc-20160816; b=rUqVZlg9krtedY583iK+DNeVC6GHB5h3ZMR3Lm/4cdUey0hgyph6PkfCw7em0t7Dt9 kYiKS9mMtkRHG8WpxjZz1MgOY3Dbp2CuL6J+yB+eUdh13viMNpuKaMw9D+EKebjQBQ9E dp+fwQ/un7L4uA41qtOH3IP9w1ofahIwQb48+elIK30E+2TlE2k8O0a8qAoEDM3Kyd4/ 3VVpC78kVNAbZvJCw58iQxgYagpYcPYk+uDrSPS7hNgntUVHGmVk1AyMdgd82cCb+Exd Igv1Chx7VO11T9lWIZS3lLcvDkncJP6P5Hee+amMJu4Pk00TuCqD6MFyVO2T4yrevB7K nEqA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=23qQqc6b6ICNgmL+YGzNrm7jibBdjycTqZpmJUQvBqg=; b=ltwo6Ax3MBWrjZQ/m/+KASjegSYQECFAfz4FEDdz4EJ9YJv4rB4x/KqbL3gAswfIHU FLqEw5nAZmWUtfvSCYFQ213zaP1/YXXI0oWN7eMFpDWJrs6Ti2EyN1NhNHtAfTxsiMa5 csaS9O3CPkPvXPsKByeUVSZq7hGwCpzX3jO+9WtgsxLePxHiPx3z86JQfaNZVR4RPup5 0yF1MpjcjSHjiNVaMqcjTqhrKsJOGpnvscUMchLQV8N5pfOtcUI1avhiswzslUDnoPuz /3Tb2PFiRcelhBzxoyPJvM5oi2jlg1YoDg/DBapS3Y4UN2L/xfhz6tSQnRgWKSamQNSE AbGQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=mediatek.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id ok21si793094ejb.95.2019.09.26.03.55.20; Thu, 26 Sep 2019 03:55:43 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=mediatek.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2407631AbfIYOdw (ORCPT + 99 others); Wed, 25 Sep 2019 10:33:52 -0400 Received: from mailgw01.mediatek.com ([210.61.82.183]:10331 "EHLO mailgw01.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S1726124AbfIYOdw (ORCPT ); Wed, 25 Sep 2019 10:33:52 -0400 X-UUID: 8b550171cf474285858fc360330c96e5-20190925 X-UUID: 8b550171cf474285858fc360330c96e5-20190925 Received: from mtkcas08.mediatek.inc [(172.21.101.126)] by mailgw01.mediatek.com (envelope-from ) (Cellopoint E-mail Firewall v4.1.10 Build 0809 with TLS) with ESMTP id 928845198; Wed, 25 Sep 2019 22:33:48 +0800 Received: from mtkcas07.mediatek.inc (172.21.101.84) by mtkmbs08n1.mediatek.inc (172.21.101.55) with Microsoft SMTP Server (TLS) id 15.0.1395.4; Wed, 25 Sep 2019 22:33:46 +0800 Received: from mtksdccf07.mediatek.inc (172.21.84.99) by mtkcas07.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1395.4 via Frontend Transport; Wed, 25 Sep 2019 22:33:46 +0800 From: Sam Shih To: Rob Herring , Mark Rutland , Matthias Brugger , Thierry Reding CC: Ryder Lee , John Crispin , , , , , Sam Shih Subject: [PATCH v10 03/12] pwm: mediatek: remove a property "has-clks" Date: Wed, 25 Sep 2019 22:32:28 +0800 Message-ID: <1569421957-20765-4-git-send-email-sam.shih@mediatek.com> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1569421957-20765-1-git-send-email-sam.shih@mediatek.com> References: <1569421957-20765-1-git-send-email-sam.shih@mediatek.com> MIME-Version: 1.0 Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: 8bit X-MTK: N Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org We can use fixed-clock to repair mt7628 pwm during configure from userspace. The SoC is legacy MIPS and has no complex clock tree. Due to we can get clock frequency for period calculation from DT fixed-clock, so we can remove has-clock property, and directly use devm_clk_get and clk_get_rate. Signed-off-by: Ryder Lee Signed-off-by: Sam Shih Acked-by: Uwe Kleine-König --- Changes since v9: Added an Acked-by tag Changes since v6: Based on fixed-clock in DT, we can remove has-clks property Changes since v5: 1. Follow reviewer's comments Make the changes of fix mt7628 pwm as a single patch Changes since v4: - Follow reviewers's comments 1. use pc->soc->has_clks to check clocks exist or not. 2. Add error message when probe() unable to get clks - Fixes bug when SoC is old mips which has no complex clock tree. if clocks not exist, use the new property from DT to apply period caculation; otherwise, use clk_get_rate to get clock frequency and apply period caculation. --- drivers/pwm/pwm-mediatek.c | 19 +++++-------------- 1 file changed, 5 insertions(+), 14 deletions(-) diff --git a/drivers/pwm/pwm-mediatek.c b/drivers/pwm/pwm-mediatek.c index ebd62629e3fe..07e843aeddb1 100644 --- a/drivers/pwm/pwm-mediatek.c +++ b/drivers/pwm/pwm-mediatek.c @@ -57,7 +57,6 @@ static const char * const mtk_pwm_clk_name[MTK_CLK_MAX] = { struct mtk_pwm_platform_data { unsigned int fallback_npwms; bool pwm45_fixup; - bool has_clks; }; /** @@ -87,9 +86,6 @@ static int mtk_pwm_clk_enable(struct pwm_chip *chip, struct pwm_device *pwm) struct mtk_pwm_chip *pc = to_mtk_pwm_chip(chip); int ret; - if (!pc->soc->has_clks) - return 0; - ret = clk_prepare_enable(pc->clks[MTK_CLK_TOP]); if (ret < 0) return ret; @@ -116,9 +112,6 @@ static void mtk_pwm_clk_disable(struct pwm_chip *chip, struct pwm_device *pwm) { struct mtk_pwm_chip *pc = to_mtk_pwm_chip(chip); - if (!pc->soc->has_clks) - return; - clk_disable_unprepare(pc->clks[MTK_CLK_PWM1 + pwm->hwpwm]); clk_disable_unprepare(pc->clks[MTK_CLK_MAIN]); clk_disable_unprepare(pc->clks[MTK_CLK_TOP]); @@ -262,11 +255,13 @@ static int mtk_pwm_probe(struct platform_device *pdev) npwms = MTK_CLK_MAX - 2; } - for (i = 0; i < npwms + 2 && pc->soc->has_clks; i++) { - pc->clks[i] = devm_clk_get(&pdev->dev, mtk_pwm_clk_name[i]); + for (i = 0; i < npwms + 2 ; i++) { + pc->clks[i] = devm_clk_get(&pdev->dev, + mtk_pwm_clk_name[i]); if (IS_ERR(pc->clks[i])) { dev_err(&pdev->dev, "clock: %s fail: %ld\n", - mtk_pwm_clk_name[i], PTR_ERR(pc->clks[i])); + mtk_pwm_clk_name[i], + PTR_ERR(pc->clks[i])); return PTR_ERR(pc->clks[i]); } } @@ -297,25 +292,21 @@ static int mtk_pwm_remove(struct platform_device *pdev) static const struct mtk_pwm_platform_data mt2712_pwm_data = { .fallback_npwms = 8, .pwm45_fixup = false, - .has_clks = true, }; static const struct mtk_pwm_platform_data mt7622_pwm_data = { .fallback_npwms = 6, .pwm45_fixup = false, - .has_clks = true, }; static const struct mtk_pwm_platform_data mt7623_pwm_data = { .fallback_npwms = 5, .pwm45_fixup = true, - .has_clks = true, }; static const struct mtk_pwm_platform_data mt7628_pwm_data = { .fallback_npwms = 4, .pwm45_fixup = true, - .has_clks = false, }; static const struct of_device_id mtk_pwm_of_match[] = { -- 2.17.1