Received: by 2002:a25:824b:0:0:0:0:0 with SMTP id d11csp3386658ybn; Fri, 27 Sep 2019 05:43:47 -0700 (PDT) X-Google-Smtp-Source: APXvYqx7ewk9e5OKqHTwCIGEhb665cWr+78o/0jXYcUB3Z52XPtN7ztW7ddXGAtLF/nCyI4r9Y2y X-Received: by 2002:a17:906:b84e:: with SMTP id ga14mr7554380ejb.215.1569588227540; Fri, 27 Sep 2019 05:43:47 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1569588227; cv=none; d=google.com; s=arc-20160816; b=cTO2W0OWiuJsCvI+zBuIwil1OtHUhqIZ5M9RpeVYRv4k75Xytyso7rs0HM6tziFfFk a6lyvPr8h6Pswmwz629A+0PZ0dHuN2ImRPvYkGAxEoX3wZFN0tLITme77VrzxLJg/8Vz uLBt57QjMb7297lVxP5/NORi6VnNCxUBV4eXV6FkIX3bvAjQjl0vrbqDJE/oqF2ad2V/ JnNiIjb/MJWnsopP3Dp7mtFNhUgZa4l6d6HonB/U20DuRG+hg8bYWJ1O5spcujOh8wY/ 8NXkGOCoMhvR+irMJrN29yd6Fmszp9Tk5sqhpkuG2PxqrGvIDXT0YR8SEigLYO/xQAPK PwHg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:user-agent:message-id:references :in-reply-to:cc:from:date:content-transfer-encoding:mime-version :subject:to; bh=Ij6VVnB4oF/AffaqEG5wU/6FO0TxbVTV2wl5Ay2IJQM=; b=htgAoOnbXkypOFvdMQTK/fsh4nfQdCm8bpbTER2sFQQRfVrgAxaXTNSFGrW8ez98cU 6Rf7c2Q2qqD5CuetfONz/EJ3fMnjUJZp9Rmc/tTsBKVLjWiqqHn6N8DqkQW1PU9VVn+9 lZjZ8gZ2/AfGN8yIS14wD5vUaWGauSiq4PGBN7TNvRhhPsnAqKGBR9g+ZNUEEDxvYtWC gZir/O/SUMT+i4qte+pUUu4VRYDngRxQIOf9R4NUwwpL8/fbZqKbdBQyTjoqVAJnnBwF R0x7Ot/OG2jGvwOy0QXvk56vMVXE+I4uOJRh9W0uQelDVWQjpQCoHxVtgZu7ohxjX5Fw 0ZAA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id d52si1426193ede.370.2019.09.27.05.43.22; Fri, 27 Sep 2019 05:43:47 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727296AbfI0MlJ (ORCPT + 99 others); Fri, 27 Sep 2019 08:41:09 -0400 Received: from inca-roads.misterjones.org ([213.251.177.50]:42904 "EHLO inca-roads.misterjones.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726441AbfI0MlJ (ORCPT ); Fri, 27 Sep 2019 08:41:09 -0400 Received: from www-data by cheepnis.misterjones.org with local (Exim 4.80) (envelope-from ) id 1iDpYV-00084m-MZ; Fri, 27 Sep 2019 14:41:03 +0200 To: Benjamin GAIGNARD Subject: Re: [PATCH] ARM: dts: stm32: Enable high resolution timer X-PHP-Originating-Script: 0:main.inc MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8; format=flowed Content-Transfer-Encoding: 7bit Date: Fri, 27 Sep 2019 13:41:03 +0100 From: Marc Zyngier Cc: Alexandre TORGUE , , , , , , In-Reply-To: <341949c8-7864-5d65-2797-988022724a4c@st.com> References: <20190927084819.645-1-benjamin.gaignard@st.com> <341949c8-7864-5d65-2797-988022724a4c@st.com> Message-ID: X-Sender: maz@kernel.org User-Agent: Roundcube Webmail/0.7.2 X-SA-Exim-Connect-IP: X-SA-Exim-Rcpt-To: benjamin.gaignard@st.com, alexandre.torgue@st.com, robh+dt@kernel.org, mark.rutland@arm.com, devicetree@vger.kernel.org, linux-stm32@st-md-mailman.stormreply.com, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org X-SA-Exim-Mail-From: maz@kernel.org X-SA-Exim-Scanned: No (on cheepnis.misterjones.org); SAEximRunCond expanded to false Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 2019-09-27 13:36, Benjamin GAIGNARD wrote: > On 9/27/19 1:22 PM, Marc Zyngier wrote: >> On 2019-09-27 09:48, Benjamin Gaignard wrote: >>> Adding always-on makes arm arch_timer claim to be an high >>> resolution >>> timer. >>> That is possible because power mode won't stop clocking the timer. >> >> The "always-on" is not about the clock. It is about the comparator. >> The clock itself is *guaranteed* to always tick. If it didn't, >> that'd be >> an integration bug, and a pretty bad one. >> >> What you're claiming here is that your CPU never enters a low-power >> mode? >> Ever? I find this very hard to believe. >> >> Furthermore, claiming that always-on is the way to force the >> arch-timer >> to be an hrtimer is factually wrong. This is what happens *if* this >> is >> the only timer in the system. The only case this is true is for >> virtual >> machines. Anything else has a global timer somewhere that will allow >> the arch timers to be used as an hrtimer. >> >> I'm pretty sure you too have a global timer somewhere in your >> system. >> Enable it, and enjoy hrtimers without having to lie about the >> properties >> of your system! ;-) > > Hi Marc, > > This SoC doesn't have any other global timer. Use arch_time is the > only > we have to provide hrtimer on this system. And you don't have any form of power management either? What happens when your CPU goes into idle? If your system does any form of power management *and* doesn't have a separate timer, it is remarkably broken. M. -- Jazz is not dead. It just smells funny...